Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Applied Physics Letters

Ultralow bias power all-optical photonic crystal memory realized with systematically tuned L3 nanocavity

Eiichi Kuramochi, Kengo Nozaki, Akihiko Shinya, Hideaki Taniyama, Koji Takeda, Tomonari Sato, Shinji Matsuo, Masaya Notomi

Published Nov 30, 2015• 14 citations
Publisher

Abstract

An InP photonic crystal nanocavity with an embedded InGaAsP active region is a unique technology that has realized an all-optical memory with a sub-micro-watt operating power and limitless storage time. In this study, we employed an L3 design with systematic multi-hole tuning, which realized a higher loaded Q factor (>40 000) and a lower mode volume (0.9 μm3) than a line-defect-based buried-heterostructure nanocavity (16 000 and 2.2 μm3). Excluding the active region realized a record loaded Q factor (210 000) in all for InP-based nanocavities. The minimum bias power for bistable memory operation was reduced to 2.3 ± 0.3 nW, which is about 1/10 of the previous record of 30 nW. This work further established the capability of a bistable nanocavity memory for use in future ultralow-power-consumption on-chip integrated photonics.

DOI
10.1063/1.4936372

Related papers

Buried-Heterostructure L3 Nanocavity All-Optical Memory with 2.3-nW Power Consumption

Eiichi Kuramochi, Kengo Nozaki, Akihiko Shinya +5 more

A tuned L3 design with an enhanced Q factor and a small mode volume enabled 2.3-nW bias power for a buried-heterostructure InGaAsP/InP nanocavity optical memory that was 1/10 of the previous record (30 nW).

•Jan 1, 2014•0 citations

All-optical memory by buried-heterostructure high-Q L3 photonic crystal nanocavity : Buried-heterostructure L3 nanocavity all-optical memory operated at 2.3 nW bias power

Eiichi Kuramochi, Kengo Nozaki, Akihiko Shinya +5 more

Technical report of IEICE. OPE•Oct 23, 2014•0 citations

Ultralow-power All-optical Memory using Photonic Crystal Nanocavities with Novel Buried Heterostructure

Kengo Nozaki, Akihiko Shinya, Shinji Matsuo +3 more

We demonstrate an all-optical memory based on photonic crystal nanocavities with novel buried heterostructure, which solves the heating problem and enhances the carrier confinement, enabling long memory-time operation with sub-μW power consumption.

Conference on Lasers and Electro-Optics•Jan 1, 2011•3 citations

All-optical on-chip memory based on ultra high Q InGaAsP photonic crystal nanocavity

Akihiko Shinya, Shinji Matsuo, Yosia Yosia +5 more

We demonstrate all-optical bistable memory operation with 1.3 Q-InGaAsP photonic crystal nanocavities based on refractive index modulation caused by carrier-induced nonlinearity. The minimum bias power for bistability is extremely low at a few tens of muW and the operating energy required for switching is only 30 fJ.

Conference on Lasers and Electro-Optics•May 1, 2008•2 citations

All-optical switching for 10-Gb/s packet data by using an ultralow-power optical bistability of photonic-crystal nanocavities

Kengo Nozaki, Amédée Lacraz, Akihiko Shinya +5 more

An all-optical packet switching using bistable photonic crystal nanocavity memories was demonstrated for the first time. Nanocavity-waveguide coupling systems were configured for 1 × 1, 1 × 2, and 1 × 3 switches for 10-Gb/s optical packet, and they were all operated with an optical bias power of only a few μW. The power is several magnitudes lower than that of previously reported all-optical packet switches incorporating all-optical memories. A theoretical investigation indicated the optimum design for reducing the power consumption even further, and for realizing a higher data-rate capability and higher extinction. A small footprint and integrability are also features of our switches, which make them attractive for constructing an all-optical packet switching subsystem with a view to realizing optical routing on a chip.

Optics Express•Nov 12, 2015•26 citations

Integrated all-optical memories/switches in a photonic crystal chip

Kengo Nozaki, Eiichi Kuramochi, Akihiko Shinya +3 more

Photonic crystal nanocavities were monolithically integrated to construct multi-channel all-optical switches and memories on Si and InP platform. Successful wavelength-addressing operations for more than 25 resonant channels were demonstrated with ultralow power consumption.

Advanced Photonics•Jan 1, 2014•0 citations
An InP photonic crystal nanocavity with an embedded InGaAsP active region is a unique technology that has realized an all-optical memory with a sub-micro-watt operating power and limitless storage time. In this study, we employed an L3 design with systematic multi-hole tuning, which realized a higher loaded Q factor (>40 000) and a lower mode volume (0.9 μm3) than a line-defect-based buried-heterostructure nanocavity (16 000 and 2.2 μm3). Excluding the active region realized a record loaded Q factor (210 000) in all for InP-based nanocavities. The minimum bias power for bistable memory operation was reduced to 2.3 ± 0.3 nW, which is about 1/10 of the previous record of 30 nW. This work further established the capability of a bistable nanocavity memory for use in future ultralow-power-consumption on-chip integrated photonics.
An all-optical packet switching using bistable photonic crystal nanocavity memories was demonstrated for the first time. Nanocavity-waveguide coupling systems were configured for 1 × 1, 1 × 2, and 1 × 3 switches for 10-Gb/s optical packet, and they were all operated with an optical bias power of only a few μW. The power is several magnitudes lower than that of previously reported all-optical packet switches incorporating all-optical memories. A theoretical investigation indicated the optimum design for reducing the power consumption even further, and for realizing a higher data-rate capability and higher extinction. A small footprint and integrability are also features of our switches, which make them attractive for constructing an all-optical packet switching subsystem with a view to realizing optical routing on a chip.