Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEEE International Conference on Acoustics Speech and Signal Processing

Aggregated Circulant Matrix Based LDPC Codes

Yuming Zhu, Chaitali Chakrabarti

Published Aug 3, 2006• 4 citations
Publisher

Abstract

This paper presents a variation of circulant matrix based LDPC codes which allows more than one circulant identity matrix in a submatrix of the parity check matrix. The aggregated LDPC supports higher decoding throughput with small increase in datapath complexity. The construction algorithm, bit error rate (BER) performance, information update rule and the architecture for high decoding throughput are also presented.

DOI
10.1109/icassp.2006.1660804

Related papers

On the use of QC-LDPC code for data transfer using short and medium block length

Mohammad Rakibul Islam, Jinsang Kim

Quasi Cyclic Low Density Parity Check codes (QC-LDPC) is proposed to reduce the complexity of the Low Density Parity Check codes (LDPC) further while obtaining the similar performance. Our proposed QC-LDPC presents an improved construction of circulant sub-matrices based QC-LDPC at high SNR. The proposed construction yields a performance gain of about 1 dB at a 0.0003 bit error rate (BER). Proposed code is tested on 4 types of decoding algorithm and compared. Proposed algorithm is also compared with the existing QC-LDPC and the proposed approach outperforms the existing one at high SNR. Simulation is also performed varying the number of horizontal submatrix and the result shows that the parity check matrix with smaller horizontal concatenation shows better performance.

International Conference on Advanced Communication Technology•Feb 15, 2009•3 citations

An improved quasi-cyclic low-density parity-check code for memory channels

M. Jayabalan, Hyuck Moo Kwon

This paper presents an improved construction of circulant sub-matrices based quasi-cyclic low density parity check codes (QC-LDPC) under fading channels. The proposed construction yields a performance gain of about 2 to 5 dB at a 10/sup -4/ bit error rate (BER). This paper also proposes a decoding method to reduce the implementation complexity in the belief propagation algorithm. Furthermore, this paper studies the performance of circulant sub-matrices based QC-LDPC codes at higher rates under AWGN and fading channels.

IEEE Vehicular Technology Conference•Apr 12, 2005•5 citations

Efficient Encoder Design of the Q-LDPC Codes

Li Peng, Guangxi Zhu

This paper have developed farther the method of constructing sparse parity-check matrix (H-matrix) with determinate systemic structure as well as designing practice recursive encoding algorithm of the low-density parity-check (LDPC) codes. It discovers that the LDPC codes based on the circulant-shifted permutation Q-matrix created by N-queens searching algorithm perform better than them based on permutation identity matrix when Hd-matrix in H =[ HpHd] was constructed by using circulant-shifted permutation Q-matrix and identity matrix, respectively. It presents a simple and efficient algorithm of constructing Hdmatrix without 4-cycle and 6-cycle. The presented LDPC encoders require O(M) operation (M is check-bit size). They are rate-compatible and length- compatible encoders that can cover a very wide range of rate from 0.1 to 0.9 and length including any positive integer from 20 to infinity except prime number and multiple prime numbers. The presented LDPC codes with moderate length and 1/2 rate can achieve reliable performance - 10-5~10-6bit error rate (BER) - on an additive white Gaussian noise (AWGN) channel with signal-to-noise ratio (SNR) Eb/Noabout 1.42 dB1.

IEEE International Conference on Circuits and Systems for Communications•May 1, 2008•0 citations

An Iterative Decoding Scheme for CPM-QC-LDPC Codes Based on Matrix Transform

Zuohong Xu, Jiang Zhu, Cheng Qian +1 more

Quasi cyclic LDPC (QC-LDPC) codes consisting of circulant permutation matrices (CPM-QC-LDPC) are one of the most attractive types of LDPC codes due to their many advantages. In this paper, we mainly do some research on CPM-QC-LDPC codes. We first propose a two-stage decoding scheme mainly based on parity check matrix transform (MT), which can efficiently improve the bit error rate performance. To optimize the tradeoff between hardware implementation complexity and decoding performance, an improved method that combines our proposed MT scheme with the existing CPM-RID decoding scheme is presented. An experiment shows that both schemes can improve the bit error rate (BER) performance. Finally, we show that the MT decoding mechanism can be applied to other types of LDPC codes. We apply the MT scheme to random LDPC codes and show that it can efficiently lower the error floor.

IEICE Transactions on Communications•Sep 5, 2018•3 citations

Random-permutation-matrix-based cyclically-coupled LDPC codes

Francis C. M. Lau, Fanlu Mo, Wai M. Tarn +1 more

Cyclically-coupled quasi-cyclic low-density parity-check (CC-QC-LDPC) codes are a new class of QC-LDPC codes which can achieve excellent error performance and relatively low hardware requirement. In this paper, we modify the CC-QC-LDPC code construction by using random permutation matrices instead of circulant permutation matrices, forming the “random-permutation-matrix-based CC-LDPC (RP-CC-LDPC) code”. The objective is to achieve a better error performance under the same code length. We simulate the bit error rate using FPGA simulations. We also compare the BER results and decoder complexity of the above codes with those of regular and irregular QC-LDPC codes under the same code length and code rate.

International Conference on Advanced Communication Technology•Jan 1, 2017•3 citations

Versatile architectures for decoding a class of LDPC codes

A. Byrne, Emanuel Mihai Popovici, Michael E. O’Sullivan

This paper presents a construction for low and high rate Low-Density Parity Check (LDPC) codes, their performance and efficient hardware implementation. The problem with decoding for LDPC codes is the linear increase in resource requirements as the size of the parity check matrix increases. This results in a number of issues with regard to practical implementation. These issues include interconnect routing, memory size and parallelism. A construction for low complexity, variable rate LDPC code will be introduced and an architecture that takes advantage of certain properties of this construction is proposed. A versatile LDPC decoding architecture is then evaluated on FPGA.

European Conference on Circuit Theory and Design•Oct 11, 2006•2 citations
This paper presents a variation of circulant matrix based LDPC codes which allows more than one circulant identity matrix in a submatrix of the parity check matrix. The aggregated LDPC supports higher decoding throughput with small increase in datapath complexity. The construction algorithm, bit error rate (BER) performance, information update rule and the architecture for high decoding throughput are also presented.
Quasi Cyclic Low Density Parity Check codes (QC-LDPC) is proposed to reduce the complexity of the Low Density Parity Check codes (LDPC) further while obtaining the similar performance. Our proposed QC-LDPC presents an improved construction of circulant sub-matrices based QC-LDPC at high SNR. The proposed construction yields a performance gain of about 1 dB at a 0.0003 bit error rate (BER). Proposed code is tested on 4 types of decoding algorithm and compared. Proposed algorithm is also compared with the existing QC-LDPC and the proposed approach outperforms the existing one at high SNR. Simulation is also performed varying the number of horizontal submatrix and the result shows that the parity check matrix with smaller horizontal concatenation shows better performance.
This paper presents an improved construction of circulant sub-matrices based quasi-cyclic low density parity check codes (QC-LDPC) under fading channels. The proposed construction yields a performance gain of about 2 to 5 dB at a 10/sup -4/ bit error rate (BER). This paper also proposes a decoding method to reduce the implementation complexity in the belief propagation algorithm. Furthermore, this paper studies the performance of circulant sub-matrices based QC-LDPC codes at higher rates under AWGN and fading channels.
This paper have developed farther the method of constructing sparse parity-check matrix (H-matrix) with determinate systemic structure as well as designing practice recursive encoding algorithm of the low-density parity-check (LDPC) codes. It discovers that the LDPC codes based on the circulant-shifted permutation Q-matrix created by N-queens searching algorithm perform better than them based on permutation identity matrix when Hd-matrix in H =[ HpHd] was constructed by using circulant-shifted permutation Q-matrix and identity matrix, respectively. It presents a simple and efficient algorithm of constructing Hdmatrix without 4-cycle and 6-cycle. The presented LDPC encoders require O(M) operation (M is check-bit size). They are rate-compatible and length- compatible encoders that can cover a very wide range of rate from 0.1 to 0.9 and length including any positive integer from 20 to infinity except prime number and multiple prime numbers. The presented LDPC codes with moderate length and 1/2 rate can achieve reliable performance - 10-5~10-6bit error rate (BER) - on an additive white Gaussian noise (AWGN) channel with signal-to-noise ratio (SNR) Eb/Noabout 1.42 dB1.
Quasi cyclic LDPC (QC-LDPC) codes consisting of circulant permutation matrices (CPM-QC-LDPC) are one of the most attractive types of LDPC codes due to their many advantages. In this paper, we mainly do some research on CPM-QC-LDPC codes. We first propose a two-stage decoding scheme mainly based on parity check matrix transform (MT), which can efficiently improve the bit error rate performance. To optimize the tradeoff between hardware implementation complexity and decoding performance, an improved method that combines our proposed MT scheme with the existing CPM-RID decoding scheme is presented. An experiment shows that both schemes can improve the bit error rate (BER) performance. Finally, we show that the MT decoding mechanism can be applied to other types of LDPC codes. We apply the MT scheme to random LDPC codes and show that it can efficiently lower the error floor.
Cyclically-coupled quasi-cyclic low-density parity-check (CC-QC-LDPC) codes are a new class of QC-LDPC codes which can achieve excellent error performance and relatively low hardware requirement. In this paper, we modify the CC-QC-LDPC code construction by using random permutation matrices instead of circulant permutation matrices, forming the “random-permutation-matrix-based CC-LDPC (RP-CC-LDPC) code”. The objective is to achieve a better error performance under the same code length. We simulate the bit error rate using FPGA simulations. We also compare the BER results and decoder complexity of the above codes with those of regular and irregular QC-LDPC codes under the same code length and code rate.
This paper presents a construction for low and high rate Low-Density Parity Check (LDPC) codes, their performance and efficient hardware implementation. The problem with decoding for LDPC codes is the linear increase in resource requirements as the size of the parity check matrix increases. This results in a number of issues with regard to practical implementation. These issues include interconnect routing, memory size and parallelism. A construction for low complexity, variable rate LDPC code will be introduced and an architecture that takes advantage of certain properties of this construction is proposed. A versatile LDPC decoding architecture is then evaluated on FPGA.