Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Physica C Superconductivity

Component test toward single-flux-quantum processors

Masamitsu Tanaka, Takaharu Kondo, A. Sekiya, Akira Fujimaki, Hisao Hayakawa, Fumiya Matsuzaki, Nobuyuki Yoshikawa, Hirotaka Terai, Shinichi Yorozu

Published Apr 7, 2003• 11 citations
Publisher
DOI
10.1016/s0921-4534(03)00749-4

Related papers

Exploring Microarchitecture for Next Generation Single-Flux-Quantum Processors

Yokota Jumpei, Tomonori Tsuhata, Koji Inoue +1 more

IEICE Technical Report; IEICE Tech. Rep.•Nov 20, 2013•0 citations

Design of Synchronous Registers and an ALU toward Single Flux Quantum Processors

Masamitsu Tanaka, Toshiaki Kondo, A. Sekiya +4 more

Proceedings of the Society Conference of IEICE•Aug 20, 2002•0 citations

Design and High-Speed Component Tests of an SFQ FFT Processor Using the 10 kA/cm² Nb Advanced Process

Y. Sakashita, T. Ono, Yuki Yamanashi +1 more

We are developing a high-speed FFT processor using single- flux-quantum (SFQ) logic circuits. In our previous studies we have designed and demonstrated a 4-bit butterfly processor using the AIST 10 kA/cm2Nb Advanced Process 2 (ADP2) at the frequency of 51.6 GHz, which is the main circuit of the FFT processor. In this study, we investigated the architecture of the SFQ FFT processor. We also designed the component circuits for on-chip SFQ FFT system using ADP2. We demonstrated the component circuits, the data-shuffling circuit and twiddle factor ROM for 4-bit 8-point FFT at the maximum frequency of 59.5 GHz and 51.5 GHz, respectively. The calculation time for a 32-bit 1024-point FFT using a pipelined SFQ FFT processor was estimated to be 6.2 μs.

IEEE International Superconductive Electronics Conference (ISEC)•Jul 1, 2015•3 citations

Logic Design of A Single-Flux-Quantum Microprocessor

Koki Ishida, Tomonori Tsuhata, Tanaka Masamitsu +2 more

IEICE Technical Report; IEICE Tech. Rep.•Nov 24, 2015•0 citations

Design and Implementation of an SFQ-Based Single-Chip FFT Processor

Ono Tomohiro, Hideo Suzuki, Yuki Yamanashi +1 more

We have been working on the development of a high-speed fast Fourier transform (FFT) processor using single-flux-quantum (SFQ) logic circuits. In our previous studies, we designed and demonstrated a 4-bit butterfly processor, a data-shuffling circuit, and a twiddle factor ROM for 4-bit 8-point FFT using the AIST 10 kA/cm2Nb advanced process 2 at maximum frequencies of 51.6, 59.5, and 51.5, respectively. In this study, to complete the FFT processor design, we designed and demonstrated residual component circuits called a rounding circuit and a data buffer at a target frequency of 50 GHz. We also designed and experimentally confirmed the operation of an SFQ-based single-chip FFT processor integrating all the component circuits.

IEEE Transactions on Applied Superconductivity•Feb 9, 2017•11 citations

Perspective of Single-Flux-Quantum Electronics

Fujimaki Akira

IEICE Technical Report; IEICE Tech. Rep.•Jan 19, 2007•0 citations
We are developing a high-speed FFT processor using single- flux-quantum (SFQ) logic circuits. In our previous studies we have designed and demonstrated a 4-bit butterfly processor using the AIST 10 kA/cm2Nb Advanced Process 2 (ADP2) at the frequency of 51.6 GHz, which is the main circuit of the FFT processor. In this study, we investigated the architecture of the SFQ FFT processor. We also designed the component circuits for on-chip SFQ FFT system using ADP2. We demonstrated the component circuits, the data-shuffling circuit and twiddle factor ROM for 4-bit 8-point FFT at the maximum frequency of 59.5 GHz and 51.5 GHz, respectively. The calculation time for a 32-bit 1024-point FFT using a pipelined SFQ FFT processor was estimated to be 6.2 μs.
We have been working on the development of a high-speed fast Fourier transform (FFT) processor using single-flux-quantum (SFQ) logic circuits. In our previous studies, we designed and demonstrated a 4-bit butterfly processor, a data-shuffling circuit, and a twiddle factor ROM for 4-bit 8-point FFT using the AIST 10 kA/cm2Nb advanced process 2 at maximum frequencies of 51.6, 59.5, and 51.5, respectively. In this study, to complete the FFT processor design, we designed and demonstrated residual component circuits called a rounding circuit and a data buffer at a target frequency of 50 GHz. We also designed and experimentally confirmed the operation of an SFQ-based single-chip FFT processor integrating all the component circuits.