Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Applied Superconductivity

Design issues in ultra-fast ultra-low-power superconductor Batcher-banyan switching fabric based on RSFQ logic/memory family

Dmitry Y. Zinoviev

Published Jul 1, 1997• 6 citations
Publisher
DOI
10.1016/s0964-1807(97)00050-1

Related papers

Design and partial implementation of RSFQ-based Batcher-Banyan switch and support tools

Dmitry Y. Zinoviev

•Mar 17, 1998•2 citations

Ultrafast superconductor digital electronics: RSFQ technology roadmap

Konstantin K. Likharev

Czechoslovak Journal of Physics•Jun 1, 1996•29 citations

Feasibility study of RSFQ-based self-routing nonblocking digital switches

Dmitry Y. Zinoviev, Konstantin K. Likharev

This paper describes the results of a preliminary analysis of ultra-fast low-power superconductor digital switches based on Rapid Single-Flux-Quantum (RSFQ) technology. In particular, RSFQ-based crossbar, Batcher-banyan, and shared bus switching cores have been considered, and the possible parameters of these circuits have been estimated. The results show that the proposed RSFQ digital switches with overall throughput of 7.5 Tbps operating at an internal clock frequency of /spl sim/60 GHz and dissipating very little power could effectively compete with their semiconductor and photonic counterparts.

IEEE Transactions on Applied Superconductivity•Jun 1, 1997•24 citations

Ultra-High-Speed Superconducting Voltage-State Logic Family

Howard Cam Luong, T. Van Duzer

IEEE Transactions on Applied Superconductivity•Jan 1, 1995•0 citations

A 4 X 4 superconducting Batcher-Banyan switch

M. Hosoya, S. Kominami

The paper describes a Batcher sorter and a Banyan network which together form a nonblocking and self-routing switch. The Batcher sorter sorts input packets in the order of their address values. This sorting operation guarantees no blocking in the succeeding Banyan network and presents an efficient way to check contention. The Banyan network distributes contention-free packets to their final destinations. The Batcher and Banyan switches were designed by using a three-junction SQUID gate family driven by three-phase powering clocks. The Batcher sorter is composed of 2/spl times/2 Batcher switching elements. Each Batcher switching element sorts two input packets in the order of their address values. A 4/spl times/4 Batcher sorter with 2-b data width, which is composed of six 2/spl times/2 Batcher switching elements, was fabricated by an Nb tri-layer process. Its correct operation was confirmed. The Banyan network consists of 2/spl times/2 Banyan switching elements. A 2/spl times/2 Banyan switching element with 2-b data width was also fabricated. The correct operation was confirmed up to 4 GHz by using a test pattern generator integrated on-chip.

IEEE Transactions on Applied Superconductivity•Jan 1, 1997•2 citations

Ultra-Low-Power Superconducting Logic Devices using Adiabatic Quantum Flux Parametron

Nobuyuki Yoshikawa, Dan Ozawa, Yuki Yamanashi

International Conference on Solid State Devices and Materials (SSDM)•Sep 30, 2011•14 citations
This paper describes the results of a preliminary analysis of ultra-fast low-power superconductor digital switches based on Rapid Single-Flux-Quantum (RSFQ) technology. In particular, RSFQ-based crossbar, Batcher-banyan, and shared bus switching cores have been considered, and the possible parameters of these circuits have been estimated. The results show that the proposed RSFQ digital switches with overall throughput of 7.5 Tbps operating at an internal clock frequency of /spl sim/60 GHz and dissipating very little power could effectively compete with their semiconductor and photonic counterparts.
The paper describes a Batcher sorter and a Banyan network which together form a nonblocking and self-routing switch. The Batcher sorter sorts input packets in the order of their address values. This sorting operation guarantees no blocking in the succeeding Banyan network and presents an efficient way to check contention. The Banyan network distributes contention-free packets to their final destinations. The Batcher and Banyan switches were designed by using a three-junction SQUID gate family driven by three-phase powering clocks. The Batcher sorter is composed of 2/spl times/2 Batcher switching elements. Each Batcher switching element sorts two input packets in the order of their address values. A 4/spl times/4 Batcher sorter with 2-b data width, which is composed of six 2/spl times/2 Batcher switching elements, was fabricated by an Nb tri-layer process. Its correct operation was confirmed. The Banyan network consists of 2/spl times/2 Banyan switching elements. A 2/spl times/2 Banyan switching element with 2-b data width was also fabricated. The correct operation was confirmed up to 4 GHz by using a test pattern generator integrated on-chip.