Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Chinese Physics Letters

Microscopic Surface-Electrode Ion Trap for Scalable Quantum Information Processing

Liang Chen, Wei Wan, Yi Xie, Fei Zhou, Mang Feng

Published Mar 1, 2012• 6 citations
Publisher

Abstract

In this paper we try to develop a scalable surface-electrode architecture for ion trap quantum information processing. The confinement of the ions by the rf pseudopotential and the movement of the ions by changing the rf pseudopotential are investigated by numerical simulation. Particular concern is paid to the +-shaped junction, which is the connection of different components of the architecture, and also on the place which yields heat and escaping ions. We show the feasibility of fabricating and operating on the architecture for quantum information processing with currently available technology.

DOI
10.1088/0256-307x/29/3/033701

Related papers

Micro-fabricated Surface Electrode Ion Trap with 3D-TSV Integration for Scalable Quantum Computing

Jing Tao, Luca Guidoni, Hong Yu Li +3 more

In this paper, 3D architecture for TSV integrated Si surface ion-trap is proposed, in which the TSV and microbump technology is used to connect the surface electrodes of ion trap to a bottom Si interposer. The pseudopotential simulation is used to determine the trapped ion height for both the “planar trap” and “TSV trap” geometry. No significant deviation in the pseudopotential for both cases is observed. Preliminary micro-fabricated ion-trap chips are characterized. The proposed technology is promising in form factor and parasitic reduction of micro-fabricated surface ion-trap for scalable quantum computing application.

IEEE Electron Devices Technology & Manufacturing Conference (EDTM)•Mar 1, 2019•1 citation

A grooved planar ion trap design for scalable quantum information processing

Wei-Bang Ji, Jinyin Wan, Hua-Dong Cheng +1 more

We describe a new electrode design for a grooved surface-electrode ion trap, which is fabricated in printed-circuit-board technology with segmented electrodes. This design allows a laser beam to get through the central groove to avoid optical access blocking and laser scattering from the ion trap surface. The confining potentials are modeled both analytically and numerically. We optimize the radio frequency (rf) electrodes and dc electrodes to achieve the maximum trap depth for a given ion height above the trap electrodes. We also compare our design with the reality ion chip MI I for practical considerations. Comparison results show that our design is superior to MI I. This ion trap design may form the basis for large scale quantum computers or parallel quadrupole mass spectrometers.

Chinese Physics B•Jun 1, 2012•2 citations

Feasibility Study of 3D-Printed Micro Junction Array for Ion Trap Quantum Processor

Kento Taniguchi, Ke Sun, Shuqi Xu +6 more

We introduce an ion trap platform based on a 3D-printed micro-junction array, designed to implement quantum charge-coupled device (QCCD) architectures for large-scale quantum information processing (QIP). The integration of three-dimensionally structured micro Radio-Frequency (RF) electrodes above a surface-electrode trap enables flexible control of electric field profiles across both linear and junction regions. Through simulations, we demonstrate that the linear region exhibits deeper and more harmonic ion confinement with reduced RF drive power compared to conventional planar traps. Crucially, we identify a junction geometry that maintains uniform ion confinement during transport while substantially reducing the pseudopotential barrier. This reduction facilitates low-heating, high-fidelity transport of single- and multi-species ion crystals. Our results establish a viable route toward fault-tolerant quantum computing by enabling modular and scalable QCCD systems based on the state-of-the-art 3D-printing technologies.

arXiv:2509.17275•Sep 21, 2025•0 citations

TWO-DIMENSIONAL ARRAY OF ION TRAPS ON A PLANAR CHIP

Jinyin Wan, Yuzhu Wang, Liang Liu

We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.

Modern Physics Letters B•Jan 10, 2009•1 citation

Toward scalable ion traps for quantum information processing

Jason Amini, Hermann Uys, Janus H. Wesenberg +7 more

In this paper, we report the design, fabrication and preliminary testing of a 150 zone ion trap array built in a 'surface-electrode' geometry microfabricated on a single substrate. We demonstrate the transport of atomic ions between the legs of a 'Y'-type junction and measure the in-situ heating rates for the ions. The trap design demonstrates the use of a basic component design library that can be quickly assembled to form structures optimized for a particular experiment.

arXiv:0909.2464•New Journal of Physics•Mar 16, 2010•183 citations

Surface-Electrode Architecture for Ion-Trap Quantum Information Processing

John Chiaverini, R. B. Blakestad, J. Britton +5 more

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

arXiv:quant-ph/0501147•Jan 25, 2005•5 citations
In this paper we try to develop a scalable surface-electrode architecture for ion trap quantum information processing. The confinement of the ions by the rf pseudopotential and the movement of the ions by changing the rf pseudopotential are investigated by numerical simulation. Particular concern is paid to the +-shaped junction, which is the connection of different components of the architecture, and also on the place which yields heat and escaping ions. We show the feasibility of fabricating and operating on the architecture for quantum information processing with currently available technology.
In this paper, 3D architecture for TSV integrated Si surface ion-trap is proposed, in which the TSV and microbump technology is used to connect the surface electrodes of ion trap to a bottom Si interposer. The pseudopotential simulation is used to determine the trapped ion height for both the “planar trap” and “TSV trap” geometry. No significant deviation in the pseudopotential for both cases is observed. Preliminary micro-fabricated ion-trap chips are characterized. The proposed technology is promising in form factor and parasitic reduction of micro-fabricated surface ion-trap for scalable quantum computing application.
We describe a new electrode design for a grooved surface-electrode ion trap, which is fabricated in printed-circuit-board technology with segmented electrodes. This design allows a laser beam to get through the central groove to avoid optical access blocking and laser scattering from the ion trap surface. The confining potentials are modeled both analytically and numerically. We optimize the radio frequency (rf) electrodes and dc electrodes to achieve the maximum trap depth for a given ion height above the trap electrodes. We also compare our design with the reality ion chip MI I for practical considerations. Comparison results show that our design is superior to MI I. This ion trap design may form the basis for large scale quantum computers or parallel quadrupole mass spectrometers.
We introduce an ion trap platform based on a 3D-printed micro-junction array, designed to implement quantum charge-coupled device (QCCD) architectures for large-scale quantum information processing (QIP). The integration of three-dimensionally structured micro Radio-Frequency (RF) electrodes above a surface-electrode trap enables flexible control of electric field profiles across both linear and junction regions. Through simulations, we demonstrate that the linear region exhibits deeper and more harmonic ion confinement with reduced RF drive power compared to conventional planar traps. Crucially, we identify a junction geometry that maintains uniform ion confinement during transport while substantially reducing the pseudopotential barrier. This reduction facilitates low-heating, high-fidelity transport of single- and multi-species ion crystals. Our results establish a viable route toward fault-tolerant quantum computing by enabling modular and scalable QCCD systems based on the state-of-the-art 3D-printing technologies.
We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.
We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.