Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Springer eBooks

On incorporating parasitic quantum effects in classical circuit simulations

F. Felgenhauer, M. Begoin, Wolfgang M. Mathis

Published Jan 1, 2006• 1 citation
Publisher
DOI
10.1007/1-4020-4556-5_8

Related papers

Quantum Circuit Simulation

Masahiro Fujita, Yusuke Kimura

Springer eBooks•Jan 1, 2026•0 citations

Investigation of the Parasitic Coupling Effects in Densely Packaged RSFQ Digital Circuits

Boyko Dimov, M. Khabipov, D Balashov +5 more

The Rapid Single Flux Quantum (RSFQ) technique is regarded as one of the most promising electronics due to its extremely high operating speed and low power consumption. Middle-scale RSFQ applications operating at multigigahertz frequency have recently been reported on. At such high operating frequencies, the on-chip interconnects start to play a limiting role for the performance of the densely packaged digital circuits. Our previous studies have theoretically investigated the parasitic coupling effects between superconductive microstrip transmission lines and conclusions have been drawn about the critical coupling levels of several typical microstrip geometries. Here, basic RSFQ structures are investigated experimentally, which contain a Josephson transmission line stage with large inductance and can either trap or pass SFQ pulses. These structures are incorporated in critical microstrip layouts, thus being subjected to parasitic coupling. The bias levels are monitored at which the structures start to pass the SFQ pulses with and without coupling influences. Thus, the conclusions of our previous theoretical investigations are verified experimentally.

IEEE Transactions on Applied Superconductivity•Jun 1, 2005•2 citations

Improving Gate-Level Simulation of Quantum Circuits

George F. Viamontes, Igor L. Markov, John P. Hayes

arXiv:quant-ph/0309060•Quantum Information Processing•Oct 1, 2003•102 citations

The Geometry of a Quantum Circuit and its Impact on Electromagnetic Noise

Raina Olsen, Mohammadreza Rezaee, Radhakrishnan Balu

Here we show that to quantize any lumped element circuit, the circuit geometry must be included in a mathematical model of either the circuit fluxes or the circuit charges. By geometry of the circuit, we refer to the so-called parasitic inductances and capacitances that arise from the details of the circuit layout, which are well known to create noise in classical circuits. In contrast, the classical lumped element model describes only the topology of the circuit, which defines how different finite element variables are connected to one another by circuit components. By geometry we also refer to the fact that the quantum variables define the circuit geometry - some are outside the wire, some are inside the wire, and some are at boundary of the wire. Just as with classical circuits, these effects create noise; this noise arises in the form of high frequency components in the Hamiltonian that are difficult to accurately simulate using a lumped element model. The presentation is appropriate for undergraduate electrical and computer engineering students learning about quantum computing and physicists learning about electrical circuits.

arXiv:1805.02341•May 7, 2018•0 citations

Quantum Circuit Simulation

George F. Viamontes, Igor L. Markov, John P. Hayes

Springer eBooks•Jan 1, 2009•101 citations

Qubit Gate Quality Loss Through Circuit Parasitics and Noise

Lotte Geck, Stefan van Waasen

This work aims to find signal sequences that implement high-quality logic gates for single GaAs qubits in a quantum computer. To achieve that an optimization of the gate quality with a scalable electronic architecture in mind is done. In addition, a behavioral model of the qubit and the control electronics in the Q-Interface is implemented. The electronic model includes typical integrated circuit impairments such as process variations and parasitic capacitors. While the initial quality of the optimized gates is high, simulations with the implemented model show partly large quality reductions for some impairments. A major quality loss is for example caused by parasitic capacitors, but some non-ideal effects can be mitigated through pre-distortion, among others.

•Jul 19, 2021•0 citations
The Rapid Single Flux Quantum (RSFQ) technique is regarded as one of the most promising electronics due to its extremely high operating speed and low power consumption. Middle-scale RSFQ applications operating at multigigahertz frequency have recently been reported on. At such high operating frequencies, the on-chip interconnects start to play a limiting role for the performance of the densely packaged digital circuits. Our previous studies have theoretically investigated the parasitic coupling effects between superconductive microstrip transmission lines and conclusions have been drawn about the critical coupling levels of several typical microstrip geometries. Here, basic RSFQ structures are investigated experimentally, which contain a Josephson transmission line stage with large inductance and can either trap or pass SFQ pulses. These structures are incorporated in critical microstrip layouts, thus being subjected to parasitic coupling. The bias levels are monitored at which the structures start to pass the SFQ pulses with and without coupling influences. Thus, the conclusions of our previous theoretical investigations are verified experimentally.
Here we show that to quantize any lumped element circuit, the circuit geometry must be included in a mathematical model of either the circuit fluxes or the circuit charges. By geometry of the circuit, we refer to the so-called parasitic inductances and capacitances that arise from the details of the circuit layout, which are well known to create noise in classical circuits. In contrast, the classical lumped element model describes only the topology of the circuit, which defines how different finite element variables are connected to one another by circuit components. By geometry we also refer to the fact that the quantum variables define the circuit geometry - some are outside the wire, some are inside the wire, and some are at boundary of the wire. Just as with classical circuits, these effects create noise; this noise arises in the form of high frequency components in the Hamiltonian that are difficult to accurately simulate using a lumped element model. The presentation is appropriate for undergraduate electrical and computer engineering students learning about quantum computing and physicists learning about electrical circuits.
This work aims to find signal sequences that implement high-quality logic gates for single GaAs qubits in a quantum computer. To achieve that an optimization of the gate quality with a scalable electronic architecture in mind is done. In addition, a behavioral model of the qubit and the control electronics in the Q-Interface is implemented. The electronic model includes typical integrated circuit impairments such as process variations and parasitic capacitors. While the initial quality of the optimized gates is high, simulations with the implemented model show partly large quality reductions for some impairments. A major quality loss is for example caused by parasitic capacitors, but some non-ideal effects can be mitigated through pre-distortion, among others.