Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2512.22791 · IEEE Transactions on Applied Superconductivity

Demonstration of Superconductor Shift Registers With Energy Dissipation Below Landauer’s Thermodynamic Limit

Sergey K. Tolpygo, Evan B. Golden, Vasili K. Semenov

Published Jan 19, 2026• 1 citation
arXivHTMLPDF

Abstract

We study energy dissipation and propagation of information encoded by Josephson vortices in two types of circular shift registers: a) uniform registers composed of sections of discrete Josephson transmission lines (JTL) forming a closed loop with a flux pump allowing us to change the number of moving fluxons; b) nonuniform registers composed of sections of the regular JTL and sections of JTLs utilizing nSQUIDs - dc-SQUIDs with negative inductance between their arms - instead of single Josephson junctions (JJs). nSQUIDs are parametric devices with a flexible double-well potential that were proposed as components for reversible computing. For the uniform register, we demonstrate the energy dissipation per bit-shift operation below the Landauer's thermodynamic limit E2=KBT In2 up to propagation delays of 0.7 ns, corresponding to the circular information motion with frequencies up to 1.4 GHz. This does not contradict Landauer's minimum energy requirement for computations since information is not destroyed. For the nonuniform register, we find the minimum energy dissipation per bit shift of about 16ETand attribute this to a nonuniform movement of vortices and energy barriers between the regular JTL and nSQUID sections. Differences of Josephson vortex propagation in both types of circular registers are discussed based on the measured current-voltage characteristics, extracted effective resistance and the terminal speed of Josephson vortices, and their dependences on the number of moving vortices. nSQUID inductance connecting JJs to the ground leads to an unusual type of lossless discrete transmission line with frequency-dependent impedance and propagation speed, both different from the regular JTLs.

DOI
10.1109/tasc.2026.3653711

Related papers

Physically and Logically Reversible Superconducting Circuit

Jie Ren

Prior to early this century, the semiconductor microprocessor can be scaled according to the Moore's law, basically doubling its performance in every 18 months. Only recently, the energy efficiency of semiconductor integrated circuits has become a concern than their computational capabilities since their power dissipation scales nonlinear with clock frequency. The specific energy dissipation per logic operation for a modern semiconductor computer is still over 6 orders of magnitude above the thermodynamic threshold kBTln2. It has been known for a long time that this thermodynamic limit on the energy dissipation per logic operation can be overcome by physically and logically reversible circuits. Reversible circuits based on nSQUIDs (negative SQUIDs) or dc SQUIDs (superconducting quantum interference device) with negative mutual inductance between the arms of the SQUID loop, are introduced and investigated in this thesis. First test reversible circuit contains one 8-stage shift register, cells that transfer the input data to the outputs. Dynamic of this circuit illustrates unique properties which agree well with theoretical analysis. Based on the knowledge from the study of shift register, a new timing belt clocking scheme built upon the moving vortices along long Josephson junction (LJJ) is introduced and analyzed. The test circuits for this new scheme contain two 8-stage shift registers, one with direct and the other with inverted outputs. The energy dissipation per nSQUID gate per bit measured for these test circuits at 4 K temperature is already below the thermodynamic threshold. A family of logical gates based on the new timing belt and nSQUIDs shift register are continued to be developed and these gates are capable of fundamentally low energy dissipation and the ability to operate in both irreversible and reversible modes. Moreover, the extremely low energy dissipation in these circuits makes them a natural candidate to support circuitry working in quantum mode with unique advantages.

•May 1, 2011•3 citations

Superconductor digital circuits with π junctions alone

Feng Li, Yuto Takeshita, Masamitsu Tanaka +1 more

We adopt superconductor/ferromagnet/insulator/superconductor (SFIS) Josephson junctions (JJs) as both switching JJs and intrinsic π phase shifters in superconductor digital circuits. The critical current density (Jc) and characteristic voltage (Vc) of the SFIS junctions are about 22 A/cm2 and 22 μV, respectively. The intrinsic π phase shift is confirmed by measuring the suppressed nominal critical current Icn and half-period-shifted modulation pattern of a π–π–π superconducting quantum interference device (SQUID) that contains three π-JJs in a superconducting loop. A single-flux-quantum (SFQ) circuit composed of a DC/SFQ, Josephson transmission line (JTL), and SFQ/DC converter based on SFIS JJs alone is demonstrated at 4.2 K. The energy dissipation of the SFQ/DC converter decreases by 80% because some JJs are self-biased by the π phase shifter. The intrinsic circulating currents induced by the π phase shifters lead to a narrow bias margin (±5%) and even error function, which can be solved by parameters optimization or circuit initialization in the future. The half-modulation period (Φ0/2) of a half-flux-quantum (HFQ) SQUID (a partial HFQ JTL) exhibits propagation of HFQ between π–π–π SQUIDs, indicating that more complex HFQ circuits can be developed with π-JJs alone in the future.

Applied Physics Letters•Apr 17, 2023•10 citations

Ring Oscillators for Clocking Reversible Superconducting Circuits and Fabrication Process Benchmarking

Vasili K. Semenov, Yuri A. Polyakov, Sergey K. Tolpygo

Existing concepts of reversible superconducting circuits as well as demonstrated adiabatic circuits require three-phase bias/clock signals generated by room temperature sources. A while ago, we suggested that a multi-phase bias/clock could be provided by a local Josephson junction-based generator. The generator looks like a long annular Josephson junction, only composed of discreet elements - junctions and inductors, and closed into a ring via a flux pump to inject any required number of vortices into the ring. A steady motion of the vortices forced by a uniformly distributed dc bias current applied to the ring is accompanied by a nearly harmonic ac currents flowing via the Josephson junctions (JJs) connected in series with small inductors. These ac currents serve as multi-phase bias/clock for nSQUID-based circuitry. To verify this concept and compare the dissipated energy with kBTln2 threshold, we developed a ring composed of 256 unshunted JJs with 20 μA target critical current, Ic. We investigated the behavior of the ring oscillator at each vortex count from 0 to 256. The measured critical current of the ring with vortices was about 0.1 μA per one JJ, which can be explained by unavoidable nonuniformity of the ring components and the influence of fluxes frozen near the ring. The corresponding energy dissipation, about 10kBT per passage of one vortex through one JJ, should be reduced further for prospective experiments with reversible circuits. However, obtained I-V characteristics could be of interest for scientists working with long Josephson junctions. Superiority of the fabrication process used in this work is demonstrated by the obtained about 200 times reduction of Icof the ring with vortices with respect to a single comprising JJ, much larger than in any previously described case.

arXiv:1704.08176•IEEE International Superconductive Electronics Conference (ISEC)•Jun 1, 2017•2 citations

Negative-inductance SQUID as the basic element of reversible Josephson-junction circuits

Vasili K. Semenov, G.V. Danilov, D. V. Averin

It has been known for a long time that the thermodynamic limit k/sub B/Tln2 on the energy dissipation per logic operation can be overcome by physically and logically reversible circuits. However, explicit experimental demonstration of this is still lacking, and would be highly desirable both in its own right and in view of strong interest in inherently reversible quantum computation. In this work, we suggest a new gate, "negative-inductance SQUID", that is suitable for the experimental demonstration of reversible information processing in Josephson-junction circuits, and present results of its theoretical analysis. We also describe layout-level designs of an individual nSQUID and an 8-cell circular shift register made of nSQUIDs.

IEEE Transactions on Applied Superconductivity•Jun 1, 2003•63 citations

Classical and Quantum Operation Modes of the Reversible Josephson-Junction Logic Circuits

Vasili K. Semenov, G.V. Danilov, D. V. Averin

One of the most important features of the quantum computing circuits that distinguishes them from the traditional computational models is their full, physical and logical, reversibility at all stages of the calculations. This makes the large-scale architecture of potential quantum and classical reversible computers quite similar. The goal of this work is to analyze this similarity in the case of reversible superconducting logic circuits based on the recently suggested elementary gate, the nSQUID. Specifically, we present the results of numerical simulations and some limited measurements of a reversible 8-bit circular shift register fabricated at HYPRES, Inc., and working in the classical mode. The measured energy dissipation per bit operation per nSQUID is still about 20 times higher than the thermodynamic reversibility threshold of kBTIn 2 at T ap 4 K. We also discuss qualitatively operation of the reversible circuits of galvan- ically-coupled nSQUIDs in the quantum mode which provides the basis for implementation of "flying" superconducting qubits. Such qubits have several attractive features for Josephson-junction quantum logic devices beyond the single- or two-qubit circuits.

IEEE Transactions on Applied Superconductivity•Jun 1, 2007•35 citations

A vortex–antivortex pairs triggered Josephson shift register

Matteo Cirillo, Vittorio Merlo

We study the performances of a type of single-phase shift register based on flux-quanta dynamics. The system employs as a clock signal a spatially localized sinusoidal current injection in a discrete Josephson transmission line. This drive generates fluxon–antifluxon pairs which, traveling along the transmission line, move the single flux quanta stored in attractive potential wells. These wells are obtained by inserting inductive discontinuities in the transmission line. The simulations show that the device could operate in real Josephson systems with clock frequencies in the range 10–100 GHz. Good margins are found for the most critical parameters of operation.

Journal of Applied Physics•Oct 15, 1995•1 citation
We study energy dissipation and propagation of information encoded by Josephson vortices in two types of circular shift registers: a) uniform registers composed of sections of discrete Josephson transmission lines (JTL) forming a closed loop with a flux pump allowing us to change the number of moving fluxons; b) nonuniform registers composed of sections of the regular JTL and sections of JTLs utilizing nSQUIDs - dc-SQUIDs with negative inductance between their arms - instead of single Josephson junctions (JJs). nSQUIDs are parametric devices with a flexible double-well potential that were proposed as components for reversible computing. For the uniform register, we demonstrate the energy dissipation per bit-shift operation below the Landauer's thermodynamic limit E2=KBT In2 up to propagation delays of 0.7 ns, corresponding to the circular information motion with frequencies up to 1.4 GHz. This does not contradict Landauer's minimum energy requirement for computations since information is not destroyed. For the nonuniform register, we find the minimum energy dissipation per bit shift of about 16ETand attribute this to a nonuniform movement of vortices and energy barriers between the regular JTL and nSQUID sections. Differences of Josephson vortex propagation in both types of circular registers are discussed based on the measured current-voltage characteristics, extracted effective resistance and the terminal speed of Josephson vortices, and their dependences on the number of moving vortices. nSQUID inductance connecting JJs to the ground leads to an unusual type of lossless discrete transmission line with frequency-dependent impedance and propagation speed, both different from the regular JTLs.
Prior to early this century, the semiconductor microprocessor can be scaled according to the Moore's law, basically doubling its performance in every 18 months. Only recently, the energy efficiency of semiconductor integrated circuits has become a concern than their computational capabilities since their power dissipation scales nonlinear with clock frequency. The specific energy dissipation per logic operation for a modern semiconductor computer is still over 6 orders of magnitude above the thermodynamic threshold kBTln2. It has been known for a long time that this thermodynamic limit on the energy dissipation per logic operation can be overcome by physically and logically reversible circuits. Reversible circuits based on nSQUIDs (negative SQUIDs) or dc SQUIDs (superconducting quantum interference device) with negative mutual inductance between the arms of the SQUID loop, are introduced and investigated in this thesis. First test reversible circuit contains one 8-stage shift register, cells that transfer the input data to the outputs. Dynamic of this circuit illustrates unique properties which agree well with theoretical analysis. Based on the knowledge from the study of shift register, a new timing belt clocking scheme built upon the moving vortices along long Josephson junction (LJJ) is introduced and analyzed. The test circuits for this new scheme contain two 8-stage shift registers, one with direct and the other with inverted outputs. The energy dissipation per nSQUID gate per bit measured for these test circuits at 4 K temperature is already below the thermodynamic threshold. A family of logical gates based on the new timing belt and nSQUIDs shift register are continued to be developed and these gates are capable of fundamentally low energy dissipation and the ability to operate in both irreversible and reversible modes. Moreover, the extremely low energy dissipation in these circuits makes them a natural candidate to support circuitry working in quantum mode with unique advantages.
We adopt superconductor/ferromagnet/insulator/superconductor (SFIS) Josephson junctions (JJs) as both switching JJs and intrinsic π phase shifters in superconductor digital circuits. The critical current density (Jc) and characteristic voltage (Vc) of the SFIS junctions are about 22 A/cm2 and 22 μV, respectively. The intrinsic π phase shift is confirmed by measuring the suppressed nominal critical current Icn and half-period-shifted modulation pattern of a π–π–π superconducting quantum interference device (SQUID) that contains three π-JJs in a superconducting loop. A single-flux-quantum (SFQ) circuit composed of a DC/SFQ, Josephson transmission line (JTL), and SFQ/DC converter based on SFIS JJs alone is demonstrated at 4.2 K. The energy dissipation of the SFQ/DC converter decreases by 80% because some JJs are self-biased by the π phase shifter. The intrinsic circulating currents induced by the π phase shifters lead to a narrow bias margin (±5%) and even error function, which can be solved by parameters optimization or circuit initialization in the future. The half-modulation period (Φ0/2) of a half-flux-quantum (HFQ) SQUID (a partial HFQ JTL) exhibits propagation of HFQ between π–π–π SQUIDs, indicating that more complex HFQ circuits can be developed with π-JJs alone in the future.
Existing concepts of reversible superconducting circuits as well as demonstrated adiabatic circuits require three-phase bias/clock signals generated by room temperature sources. A while ago, we suggested that a multi-phase bias/clock could be provided by a local Josephson junction-based generator. The generator looks like a long annular Josephson junction, only composed of discreet elements - junctions and inductors, and closed into a ring via a flux pump to inject any required number of vortices into the ring. A steady motion of the vortices forced by a uniformly distributed dc bias current applied to the ring is accompanied by a nearly harmonic ac currents flowing via the Josephson junctions (JJs) connected in series with small inductors. These ac currents serve as multi-phase bias/clock for nSQUID-based circuitry. To verify this concept and compare the dissipated energy with kBTln2 threshold, we developed a ring composed of 256 unshunted JJs with 20 μA target critical current, Ic. We investigated the behavior of the ring oscillator at each vortex count from 0 to 256. The measured critical current of the ring with vortices was about 0.1 μA per one JJ, which can be explained by unavoidable nonuniformity of the ring components and the influence of fluxes frozen near the ring. The corresponding energy dissipation, about 10kBT per passage of one vortex through one JJ, should be reduced further for prospective experiments with reversible circuits. However, obtained I-V characteristics could be of interest for scientists working with long Josephson junctions. Superiority of the fabrication process used in this work is demonstrated by the obtained about 200 times reduction of Icof the ring with vortices with respect to a single comprising JJ, much larger than in any previously described case.
It has been known for a long time that the thermodynamic limit k/sub B/Tln2 on the energy dissipation per logic operation can be overcome by physically and logically reversible circuits. However, explicit experimental demonstration of this is still lacking, and would be highly desirable both in its own right and in view of strong interest in inherently reversible quantum computation. In this work, we suggest a new gate, "negative-inductance SQUID", that is suitable for the experimental demonstration of reversible information processing in Josephson-junction circuits, and present results of its theoretical analysis. We also describe layout-level designs of an individual nSQUID and an 8-cell circular shift register made of nSQUIDs.
One of the most important features of the quantum computing circuits that distinguishes them from the traditional computational models is their full, physical and logical, reversibility at all stages of the calculations. This makes the large-scale architecture of potential quantum and classical reversible computers quite similar. The goal of this work is to analyze this similarity in the case of reversible superconducting logic circuits based on the recently suggested elementary gate, the nSQUID. Specifically, we present the results of numerical simulations and some limited measurements of a reversible 8-bit circular shift register fabricated at HYPRES, Inc., and working in the classical mode. The measured energy dissipation per bit operation per nSQUID is still about 20 times higher than the thermodynamic reversibility threshold of kBTIn 2 at T ap 4 K. We also discuss qualitatively operation of the reversible circuits of galvan- ically-coupled nSQUIDs in the quantum mode which provides the basis for implementation of "flying" superconducting qubits. Such qubits have several attractive features for Josephson-junction quantum logic devices beyond the single- or two-qubit circuits.
We study the performances of a type of single-phase shift register based on flux-quanta dynamics. The system employs as a clock signal a spatially localized sinusoidal current injection in a discrete Josephson transmission line. This drive generates fluxon–antifluxon pairs which, traveling along the transmission line, move the single flux quanta stored in attractive potential wells. These wells are obtained by inserting inductive discontinuities in the transmission line. The simulations show that the device could operate in real Josephson systems with clock frequencies in the range 10–100 GHz. Good margins are found for the most critical parameters of operation.