Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2512.08152

Device/circuit simulations of silicon spin qubits based on a gate-all-around transistor

Tetsufumi Tanamoto, Keiji Ono

cond-mat.mes-hallquant-phSubmitted Dec 9, 2025• Announced Dec 10, 2025
arXivHTMLPDF

Abstract

We theoretically investigated the readout process of a spin--qubit structure based on a gate-all-around (GAA) transistor. Our study focuses on a logical qubit composed of two physical qubits. Different spin configurations result in different charge distributions, which subsequently influence the electrostatic effects on the GAA transistor. Consequently, the current flowing through the GAA transistor depends on the qubit's state. We calculated the current-voltage characteristics of the three-dimensional configurations of the qubit and GAA structures, using technology computer-aided design (TCAD) simulations. Moreover, we performed circuit simulations using the Simulation Program with Integrated Circuit Emphasis (SPICE) to investigate whether a readout circuit made from complementary metal--oxide semiconductor (CMOS) transistors can amplify the weak signals generated by the qubits. Our findings indicate that, by dynamically controlling the applied voltage within a properly designed circuit, the readout can be detected effectively based on a conventional sense amplifier.

Journal reference
IEEE Access, vol. 14, pp. 47525-47537, 2026
DOI
10.1109/ACCESS.2026.3677383
Comments
12 pages, 13 figures

Related papers

Silicon CMOS architecture for a spin-based quantum computer

Menno Veldhorst, H. G. J. Eenink, C. H. Yang +1 more

Recent advances in quantum error correction codes for fault-tolerant quantum computing and physical realizations of high-fidelity qubits in multiple platforms give promise for the construction of a quantum computer based on millions of interacting qubits. However, the classical-quantum interface remains a nascent field of exploration. Here, we propose an architecture for a silicon-based quantum computer processor based on complementary metal-oxide-semiconductor (CMOS) technology. We show how a transistor-based control circuit together with charge-storage electrodes can be used to operate a dense and scalable two-dimensional qubit system. The qubits are defined by the spin state of a single electron confined in quantum dots, coupled via exchange interactions, controlled using a microwave cavity, and measured via gate-based dispersive readout. We implement a spin qubit surface code, showing the prospects for universal quantum computation. We discuss the challenges and focus areas that need to be addressed, providing a path for large-scale quantum computing.

arXiv:1609.09700•Nature Communications•Nov 20, 2017•397 citations

Silicon CMOS architecture for a spin-based quantum computer

Menno Veldhorst, H. G. J. Eenink, Chih Hwan Yang +1 more

Abstract Recent advances in quantum error correction codes for fault-tolerant quantum computing and physical realizations of high-fidelity qubits in multiple platforms give promise for the construction of a quantum computer based on millions of interacting qubits. However, the classical-quantum interface remains a nascent field of exploration. Here, we propose an architecture for a silicon-based quantum computer processor based on complementary metal-oxide-semiconductor (CMOS) technology. We show how a transistor-based control circuit together with charge-storage electrodes can be used to operate a dense and scalable two-dimensional qubit system. The qubits are defined by the spin state of a single electron confined in quantum dots, coupled via exchange interactions, controlled using a microwave cavity, and measured via gate-based dispersive readout. We implement a spin qubit surface code, showing the prospects for universal quantum computation. We discuss the challenges and focus areas that need to be addressed, providing a path for large-scale quantum computing.

•Jan 1, 2017•166 citations

DC-Readout of Semiconductor Spin Qubits: Opportunities and Limits

Gerd Kiene, Oriol Pietx-Casas, Masoud Babaie +2 more

This paper presents extensive guidelines for the design of an integrated DC-readout interface for semiconductor spin qubits. Since the focus is on the readout via a single electron transistor (SET), the SET behavior and performance are first described and modeled, showing that the signal-to-noise ratio (SNR) theoretically achievable by a SET-based DC-readout is significantly beyond the state-of-the-art. Practical circuit architectures for implementing a DC-readout, such as the voltage amplifier, the transimpedance amplifier, the charge sampling, and the current pre-amplifier, are then analyzed by deriving their design equations and trade-offs. As a result, the practical performances of those different solutions are evaluated and compared, thus presenting clear selection criteria for the readout architecture and its design equations given the specific parameters of the SET sensor.

IEEE Transactions on Circuits and Systems I Regular Papers•Feb 19, 2025•5 citations

Conditional dispersive readout of a CMOS quantum dot via an integrated transistor circuit

Simon Schaal, Sylvain Barraud, John J. L. Morton +1 more

Quantum computers require interfaces with classical electronics for efficient qubit control, measurement and fast data processing. Fabricating the qubit and the classical control layer using the same technology is appealing because it will facilitate the integration process, improving feedback speeds and offer potential solutions to wiring and layout challenges. Integrating classical and quantum devices monolithically, using complementary metal-oxide-transistor (CMOS) processes, enables the processor to profit from the most mature industrial technology for the fabrication of large scale circuits. Here we demonstrate the integration of a single-electron charge storage CMOS quantum dot with a CMOS transistor for control of the readout via gate-based dispersive sensing using a lumped element $LC$ resonator. The control field-effect transistor (FET) and quantum dot are fabricated on the same chip using fully-depleted silicon-on-insulator technology. We obtain a charge sensitivity of $δq=165\, μe \mathrm{Hz}^{-1/2}$ when the quantum dot readout is enabled by the control FET. Additionally, we observe a single-electron retention time of the order of a second when storing a single-electron charge on the quantum dot at milli-Kelvin temperatures. These results demonstrate first steps towards time-based multiplexing of gate-based dispersive qubit readout in CMOS technology opening the path for the development of an all-silicon quantum-classical processor.

arXiv:1708.04159•Aug 14, 2017•8 citations

Modelling single-electron-transistor-based readout in the Kane solid-state quantum computer

Chris I. Pakes, Vincent I. Conrad, J C Ang +5 more

The Kane (Kane B E 1998 Nature 393 133) solid-state quantum computer aims to exploit as qubits an array of 31 P nuclear spins embedded in a silicon matrix. A proposed scheme for readout of a qubit spin state relies on measurement of the associated spin state of its donor electron, by attempting to induce and detect, using a single-electron transistor (SET), spin-polarized motion of the electron to an adjacent donor site. The sensitivity required of a SET for detection of sub-surface electronic charge motion in a MOS architecture is examined by simulation of the capacitive coupling of the buried charge to the SET device. It is shown that the SET can support readout of the qubit electronic charge states within the appropriate electron spin relaxation time. This paper presents a novel application of Technology Computer Aided Design, which presents itself as a valuable tool for the design of nanoscale device architectures employing precision electrometry for readout of quantum logic states.

Nanotechnology•Jan 10, 2003•5 citations

Resonator-based Hole Spin Qubit Readout

Eoin G. Kelly

Spin qubits in gate-defined semiconductor quantum dots are a promising platform for realising a scalable quantum computer. This platform encodes quantum information into the intrinsic angular momentum (spin) of individual electrons or holes. In particular, hole spins in quantum dots enable the possibility of all-electrical spin control due to their intrinsic spin-orbit coupling. One important criterion of a quantum computer is the ability to reliably read out the state of the qubit. This is done by mapping spin information to the charge degree of freedom, combined with a method for charge detection. Charge detection can be facilitated by coupling a resonator directly to the quantum dot gate or to a charge sensor and measuring the resonator's phase or amplitude response. In this thesis, we describe a set of experiments relating to the implementation of hole spin qubit readout with superconducting resonators. First, we study gate-based charge sensing in a Si fin field-effect transistor (finFET) device using a superconducting NbN nanowire resonator. We find that the resonator amplifies capacitive crosstalk when electrical control pulses are applied to gate electrodes in this device. This occurs whenever a spectral component of qubit control pulses overlaps with the resonance frequency, which we show may occur for both baseband and radio-frequency (RF) drive signals. We quantify this crosstalk in a transport-based method, and attribute its source to the capacitance between the bondpads of neighbouring gate electrodes. In a second experiment, we use an RF charge sensor with the same nanowire technology to read out hole spin qubits formed in the quantum well of a Ge/SiGe heterostructure. A screening layer approach is used to facilitate RF matching due to large RF dissipation found in the heterostructure. We implement a double-latched readout scheme in this system to reduce errors arising from both spin and charge decay during readout. The spin-to-charge conversion process and its dependence on magnetic field orientation is studied. Spin and charge decay processes arising after spin-to-charge conversion are mitigated by choosing an optimal working point for the field orientation, field amplitude and readout pulse times. By doing so, we achieve an average single-shot state-preparation-and-measurement fidelity of 97%, primarily bounded by imperfect state preparation and limited signal-to-noise ratio. Finally, we study coplanar waveguide resonators fabricated from NbN. We investigate the feasibility of integrating this type of resonator onto the same chip as the Si finFET quantum dots. We then develop a novel resonator readout technique by the interference of two microwave sidebands. We demonstrate the insensitivity of this technique to common-mode phase and amplitude noise both theoretically and experimentally. This technique is then used to study resonator noise arising from two-level system defects. These results highlight both the practical constraints and the potential for achieving high readout fidelities using resonator-based hole spin qubit readout. This work establishes a blueprint for mitigating resonator-induced crosstalk and enabling high-fidelity readout in lossy materials by incorporating a screening layer.

•Jan 1, 2025•0 citations
We theoretically investigated the readout process of a spin--qubit structure based on a gate-all-around (GAA) transistor. Our study focuses on a logical qubit composed of two physical qubits. Different spin configurations result in different charge distributions, which subsequently influence the electrostatic effects on the GAA transistor. Consequently, the current flowing through the GAA transistor depends on the qubit's state. We calculated the current-voltage characteristics of the three-dimensional configurations of the qubit and GAA structures, using technology computer-aided design (TCAD) simulations. Moreover, we performed circuit simulations using the Simulation Program with Integrated Circuit Emphasis (SPICE) to investigate whether a readout circuit made from complementary metal--oxide semiconductor (CMOS) transistors can amplify the weak signals generated by the qubits. Our findings indicate that, by dynamically controlling the applied voltage within a properly designed circuit, the readout can be detected effectively based on a conventional sense amplifier.
Recent advances in quantum error correction codes for fault-tolerant quantum computing and physical realizations of high-fidelity qubits in multiple platforms give promise for the construction of a quantum computer based on millions of interacting qubits. However, the classical-quantum interface remains a nascent field of exploration. Here, we propose an architecture for a silicon-based quantum computer processor based on complementary metal-oxide-semiconductor (CMOS) technology. We show how a transistor-based control circuit together with charge-storage electrodes can be used to operate a dense and scalable two-dimensional qubit system. The qubits are defined by the spin state of a single electron confined in quantum dots, coupled via exchange interactions, controlled using a microwave cavity, and measured via gate-based dispersive readout. We implement a spin qubit surface code, showing the prospects for universal quantum computation. We discuss the challenges and focus areas that need to be addressed, providing a path for large-scale quantum computing.
Abstract Recent advances in quantum error correction codes for fault-tolerant quantum computing and physical realizations of high-fidelity qubits in multiple platforms give promise for the construction of a quantum computer based on millions of interacting qubits. However, the classical-quantum interface remains a nascent field of exploration. Here, we propose an architecture for a silicon-based quantum computer processor based on complementary metal-oxide-semiconductor (CMOS) technology. We show how a transistor-based control circuit together with charge-storage electrodes can be used to operate a dense and scalable two-dimensional qubit system. The qubits are defined by the spin state of a single electron confined in quantum dots, coupled via exchange interactions, controlled using a microwave cavity, and measured via gate-based dispersive readout. We implement a spin qubit surface code, showing the prospects for universal quantum computation. We discuss the challenges and focus areas that need to be addressed, providing a path for large-scale quantum computing.
This paper presents extensive guidelines for the design of an integrated DC-readout interface for semiconductor spin qubits. Since the focus is on the readout via a single electron transistor (SET), the SET behavior and performance are first described and modeled, showing that the signal-to-noise ratio (SNR) theoretically achievable by a SET-based DC-readout is significantly beyond the state-of-the-art. Practical circuit architectures for implementing a DC-readout, such as the voltage amplifier, the transimpedance amplifier, the charge sampling, and the current pre-amplifier, are then analyzed by deriving their design equations and trade-offs. As a result, the practical performances of those different solutions are evaluated and compared, thus presenting clear selection criteria for the readout architecture and its design equations given the specific parameters of the SET sensor.
Quantum computers require interfaces with classical electronics for efficient qubit control, measurement and fast data processing. Fabricating the qubit and the classical control layer using the same technology is appealing because it will facilitate the integration process, improving feedback speeds and offer potential solutions to wiring and layout challenges. Integrating classical and quantum devices monolithically, using complementary metal-oxide-transistor (CMOS) processes, enables the processor to profit from the most mature industrial technology for the fabrication of large scale circuits. Here we demonstrate the integration of a single-electron charge storage CMOS quantum dot with a CMOS transistor for control of the readout via gate-based dispersive sensing using a lumped element LCLCLC resonator. The control field-effect transistor (FET) and quantum dot are fabricated on the same chip using fully-depleted silicon-on-insulator technology. We obtain a charge sensitivity of δq=165 μeHz−1/2δq=165\, μe \mathrm{Hz}^{-1/2}δq=165μeHz−1/2 when the quantum dot readout is enabled by the control FET. Additionally, we observe a single-electron retention time of the order of a second when storing a single-electron charge on the quantum dot at milli-Kelvin temperatures. These results demonstrate first steps towards time-based multiplexing of gate-based dispersive qubit readout in CMOS technology opening the path for the development of an all-silicon quantum-classical processor.
The Kane (Kane B E 1998 Nature 393 133) solid-state quantum computer aims to exploit as qubits an array of 31 P nuclear spins embedded in a silicon matrix. A proposed scheme for readout of a qubit spin state relies on measurement of the associated spin state of its donor electron, by attempting to induce and detect, using a single-electron transistor (SET), spin-polarized motion of the electron to an adjacent donor site. The sensitivity required of a SET for detection of sub-surface electronic charge motion in a MOS architecture is examined by simulation of the capacitive coupling of the buried charge to the SET device. It is shown that the SET can support readout of the qubit electronic charge states within the appropriate electron spin relaxation time. This paper presents a novel application of Technology Computer Aided Design, which presents itself as a valuable tool for the design of nanoscale device architectures employing precision electrometry for readout of quantum logic states.
Spin qubits in gate-defined semiconductor quantum dots are a promising platform for realising a scalable quantum computer. This platform encodes quantum information into the intrinsic angular momentum (spin) of individual electrons or holes. In particular, hole spins in quantum dots enable the possibility of all-electrical spin control due to their intrinsic spin-orbit coupling. One important criterion of a quantum computer is the ability to reliably read out the state of the qubit. This is done by mapping spin information to the charge degree of freedom, combined with a method for charge detection. Charge detection can be facilitated by coupling a resonator directly to the quantum dot gate or to a charge sensor and measuring the resonator's phase or amplitude response. In this thesis, we describe a set of experiments relating to the implementation of hole spin qubit readout with superconducting resonators. First, we study gate-based charge sensing in a Si fin field-effect transistor (finFET) device using a superconducting NbN nanowire resonator. We find that the resonator amplifies capacitive crosstalk when electrical control pulses are applied to gate electrodes in this device. This occurs whenever a spectral component of qubit control pulses overlaps with the resonance frequency, which we show may occur for both baseband and radio-frequency (RF) drive signals. We quantify this crosstalk in a transport-based method, and attribute its source to the capacitance between the bondpads of neighbouring gate electrodes. In a second experiment, we use an RF charge sensor with the same nanowire technology to read out hole spin qubits formed in the quantum well of a Ge/SiGe heterostructure. A screening layer approach is used to facilitate RF matching due to large RF dissipation found in the heterostructure. We implement a double-latched readout scheme in this system to reduce errors arising from both spin and charge decay during readout. The spin-to-charge conversion process and its dependence on magnetic field orientation is studied. Spin and charge decay processes arising after spin-to-charge conversion are mitigated by choosing an optimal working point for the field orientation, field amplitude and readout pulse times. By doing so, we achieve an average single-shot state-preparation-and-measurement fidelity of 97%, primarily bounded by imperfect state preparation and limited signal-to-noise ratio. Finally, we study coplanar waveguide resonators fabricated from NbN. We investigate the feasibility of integrating this type of resonator onto the same chip as the Si finFET quantum dots. We then develop a novel resonator readout technique by the interference of two microwave sidebands. We demonstrate the insensitivity of this technique to common-mode phase and amplitude noise both theoretically and experimentally. This technique is then used to study resonator noise arising from two-level system defects. These results highlight both the practical constraints and the potential for achieving high readout fidelities using resonator-based hole spin qubit readout. This work establishes a blueprint for mitigating resonator-induced crosstalk and enabling high-fidelity readout in lossy materials by incorporating a screening layer.