Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2511.05465

Helios: A 98-qubit trapped-ion quantum computer

Anthony Ransford, M. S. Allman, Jake Arkinstall, J. P. Campora, Samuel F. Cooper, Robert D. Delaney, Joan M. Dreiling, Brian Estey, Caroline Figgatt, Alex Hall, Ali A. Husain, Akhil Isanaka, Colin J. Kennedy, Nikhil Kotibhaskar, Ivaylo S. Madjarov, Karl Mayer, Alistair R. Milne, Annie J. Park, Adam P. Reed, Riley Ancona, Molly P. Andersen, Pablo Andres-Martinez, Will Angenent, Liz Argueta, Benjamin Arkin, Leonardo Ascarrunz, William Baker, Corey Barnes, John Bartolotta, Jordan Berg, Ryan Besand, Bryce Bjork, Matt Blain, Paul Blanchard, Robin Blume-Kohout, Matt Bohn, Agustin Borgna, Daniel Y. Botamanenko, Robert Boutelle, Natalie Brown, Grant T. Buckingham, Nathaniel Q. Burdick, William Cody Burton, Varis Carey, Christopher J. Carron, Joe Chambers, John Children, Victor E. Colussi, Steven Crepinsek, Andrew Cureton, Joe Davies, Daniel Davis, Matthew DeCross, David Deen, Conor Delaney, Davide DelVento, B. J. DeSalvo, Jason Dominy, Ross Duncan, Vanya Eccles, Alec Edgington, Neal Erickson, Stephen Erickson, Christopher T. Ertsgaard, Bruce Evans, Tyler Evans, Maya I. Fabrikant, Andrew Fischer, Cameron Foltz, Michael Foss-Feig, David Francois, Brad Freyberg, Charles Gao, Robert Garay, Jane Garvin, David M. Gaudiosi, Christopher N. Gilbreth, Josh Giles, Erin Glynn, Jeff Graves, Azure Hansen, David Hayes, Lukas Heidemann, Bob Higashi, Tyler Hilbun, Jordan Hines, Ariana Hlavaty, Kyle Hoffman, Ian M. Hoffman, Craig Holliman, Isobel Hooper, Bob Horning, James Hostetter, Daniel Hothem, Jack Houlton, Jared Hout, Ross Hutson, Ryan T. Jacobs, Trent Jacobs, Melf Johannsen, Jacob Johansen, Loren Jones, Sydney Julian, Ryan Jung, Aidan Keay, Todd Klein, Mark Koch, Ryo Kondo, Chang Kong, Asa Kosto, Alan Lawrence, David Liefer, Michelle Lollie, Dominic Lucchetti, Nathan K. Lysne, Christian Lytle, Callum MacPherson, Andrew Malm, Spencer Mather, Brian Mathewson, Daniel Maxwell, Lauren McCaffrey, Hannah McDougall, Robin Mendoza, Michael Mills, Richard Morrison, Louis Narmour, Nhung Nguyen, Lora Nugent, Scott Olson, Daniel Ouellette, Jeremy Parks, Zach Peters, Jessie Petricka, Juan M. Pino, Frank Polito, Matthias Preidl, Gabriel Price, Timothy Proctor, McKinley Pugh, Noah Ratcliff, Daisy Raymondson, Peter Rhodes, Conrad Roman, Craig Roy, Ciaran Ryan-Anderson, Fernando Betanzo Sanchez, George Sangiolo, Tatiana Sawadski, Andrew Schaffer, Peter Schow, Jon Sedlacek, Henry Semenenko, Peter Shevchuk, Susan Shore, Peter Siegfried, Kartik Singhal, Seyon Sivarajah, Thomas Skripka, Lucas Sletten, Ben Spaun, R. Tucker Sprenkle, Paul Stoufer, Mariel Tader, Stephen F. Taylor, Travis H. Thompson, Raanan Tobey, Anh Tran, Tam Tran, Grahame Vittorini, Curtis Volin, Jim Walker, Sam White, Douglas Wilson, Quinn Wolf, Chester Wringe, Kevin Young, Jian Zheng, Kristen Zuraski, Charles H. Baldwin, Alex Chernoguzov, John P. Gaebler, Steven J. Sanders, Brian Neyenhuis, Russell Stutz, Justin G. Bohnet

quant-phphysics.atom-phSubmitted Nov 7, 2025• Announced Nov 10, 2025• 1 citation
arXivHTMLPDF

Abstract

We report on Quantinuum Helios, a 98-qubit trapped-ion quantum processor based on the quantum charge-coupled device (QCCD) architecture. Helios features $^{137}$Ba$^{+}$ hyperfine qubits, all-to-all connectivity enabled by a rotatable ion storage ring connecting two quantum operation regions by a junction, speed improvements from parallelized operations, and a new software stack with real-time compilation of dynamic programs. Averaged over all operational zones in the system, we achieve average infidelities of $2.5(1)\times10^{-5}$ for single-qubit gates, $7.9(2)\times10^{-4}$ for two-qubit gates, and $4.8(6)\times10^{-4}$ for state preparation and measurement, none of which are fundamentally limited and likely able to be improved. These component infidelities are predictive of system-level performance in both random Clifford circuits and random circuit sampling, the latter demonstrating that Helios operates well beyond the reach of classical simulation and establishes a new frontier of fidelity and complexity for quantum computers.

Related papers

A 98-qubit trapped-ion quantum computer with all-to-all connectivity

Anthony Ransford, Mark Allman, Jake Arkinstall +97 more

Abstract We report on Quantinuum Helios, a 98-qubit trapped-ion quantum processor based on the quan- tum charge-coupled device (QCCD) architecture. Helios features 137Ba+ hyperfine qubits, all-to-all connectivity enabled by a rotatable ion storage ring connecting two quantum operation regions by a junction, speed improvements from parallelized operations, and a new software stack with real-time compilation of dynamic programs. Averaged over all operational zones in the system, we achieve average infidelities of 2.5(1) × 10−5 for single-qubit gates, 7.9(2) × 10−4 for two-qubit gates, and 4.8(6) × 10−4 for state preparation and measurement, none of which are fundamentally limited and likely able to be improved. These component infidelities are predictive of system-level performance in both random Clifford circuits and random circuit sampling, the latter demonstrating that Helios operates well beyond the reach of classical simulation and establishes a new frontier of fidelity and complexity for quantum computers.

Nature•Jun 17, 2026•16 citations

A Race-Track Trapped-Ion Quantum Processor

Steven A. Moses, Charles H. Baldwin, M. S. Allman +93 more

We describe and benchmark a new quantum charge-coupled device (QCCD) trapped-ion quantum computer based on a linear trap with periodic boundary conditions, which resembles a race track.The new system successfully incorporates several technologies crucial to future scalability-including electrode broadcasting, multilayer rf routing, and magneto-optical trap (MOT) loading-while maintaining, and in some cases exceeding, the gate fidelities of previous QCCD systems.The system is initially operated with 32 qubits, but future upgrades will allow for more.We benchmark the performance of primitive operations, including an average state preparation and measurement error of 1.6ð1Þ × 10 -3 , an average single-qubit gate infidelity of 2.5ð3Þ × 10 -5 , and an average two-qubit gate infidelity of 1.84ð5Þ × 10 -3 .The systemlevel performance of the quantum processor is assessed with mirror benchmarking, linear cross-entropy benchmarking, a quantum volume measurement of QV ¼ 2 16 , and the creation of 32-qubit entanglement in a GHZ state.We also tested application benchmarks, including Hamiltonian simulation, QAOA, error correction on a repetition code, and dynamics simulations using qubit reuse.We also discuss future upgrades to the new system aimed at adding more qubits and capabilities.

arXiv:2305.03828•Physical Review X•Dec 18, 2023•391 citations

Demonstration of the QCCD trapped-ion quantum computer architecture

Juan Miguel Rey Pino, Joan Dreiling, Caroline Figgatt +9 more

The trapped-ion QCCD (quantum charge-coupled device) architecture proposal lays out a blueprint for a universal quantum computer. The design begins with electrodes patterned on a two-dimensional surface configured to trap multiple arrays of ions (or ion crystals). Communication within the ion crystal network allows for the machine to be scaled while keeping the number of ions in each crystal to a small number, thereby preserving the low error rates demonstrated in trapped-ion experiments. By proposing to communicate quantum information by moving the ions through space to interact with other distant ions, the architecture creates a quantum computer endowed with full-connectivity. However, engineering this fully-connected computer introduces a host of difficulties that have precluded the architecture from being fully realized in the twenty years since its proposal. Using a Honeywell cryogenic surface trap, we report on the integration of all necessary ingredients of the QCCD architecture into a programmable trapped-ion quantum computer. Using four and six qubit circuits, the system level performance of the processor is quantified by the fidelity of a teleported CNOT gate utilizing mid-circuit measurement and a quantum volume measurement of $2^6=64$. By demonstrating that the low error rates achievable in small ion crystals can be successfully integrated with a scalable trap design, parallel optical delivery, and fast ion transport, the QCCD architecture is shown to be a viable path toward large quantum computers. Atomic ions provide perfectly identical, high-fidelity qubits. Our work shows that the QCCD architecture built around these qubits will provide high performance quantum computers, likely enabling important near-term demonstrations such as quantum error correction and quantum advantage.

•Mar 3, 2020•43 citations

Large-Scale Quantum Circuit Simulation on an Exascale System for QPU Benchmarking

J. A. Montanez-Barrera, Kristel Michielsen

Recent advances in quantum computing have enabled the development of quantum processors with hundreds of qubits. However, noise continues to limit the amount of useful information that can be extracted from these systems, making it essential to identify the regime in which experimental outputs remain reliable. In this work, we benchmark Quantinuum Helios-1, a 98-qubit trapped-ion quantum processing unit, using the linear ramp quantum approximate optimization algorithm (LR-QAOA). To this end, we perform large-scale noiseless simulations on JUPITER, Europe's first exascale supercomputer, for circuits of up to 48 qubits and 3,384 two-qubit gates. These simulations, executed on 4,096 nodes equipped with 16,384 GH200 superchips and high-bandwidth CPU-GPU interconnects, provide a reference for validating experimental results at the edge of classical tractability. We find that, up to 48 qubits, Helios-1 remains in a noise-tolerant region, i.e., its samples cannot be clearly distinguished from those coming from a noiseless simulation. We then extend the analysis to larger system sizes using experimental data only, and apply a mean-of-means resampling procedure with a 3$σ$ threshold to determine whether the QPU output is statistically distinguishable from random sampling. This analysis identifies a regime of coherent performance up to 93 qubits (12,834 two-qubit gates), beyond which, at 95 qubits, the outputs become statistically indistinguishable from random sampling. These results demonstrate how exascale classical simulation can be used to validate quantum processors, and provide a quantitative boundary between noise-tolerant and random regimes in quantum processors.

quant-pharXiv:2604.26423•Apr 30, 2026•0 citations

Scaling Up Trapped-Ion Quantum Processors with Integrated Photonics

Molly P. Andersen, Bryan A. DeBono, Sara Campbell +16 more

Quantinuum has deployed trapped-ion quantum computers based on a quantum charge-coupled (QCCD) architecture exhibiting high-fidelity operations, mid-circuit measurements, and full connectivity with record performance. Quantinuum recently released its accelerated Roadmap outlining plans to reach thousands of physical qubits while further reducing logical qubit error rates in commercial systems by 2029 [1]. Longerterm scaling of the QCCD device architecture will be enabled by replacing bulk free-space optics with integrated photonics for improved light delivery and detection. To this end, Quantinuum is developing integrated photonics technologies at the visible and ultraviolet wavelengths required for future large-scale trapped-ion quantum computers. This poster presents recent developments in materials (waveguiding materials, transparent conductive materials), visible and ultraviolet integrated photonics components for light routing and control, and the various paths to their implementation. These developments are expected to enable scaling towards larger qubit counts while reducing the physical size of the optical control systems.

IEEE International Conference on Quantum Computing and Engineering (QCE)•Aug 30, 2025•0 citations

From QCCD Trapped-Ion Hardware to Quantum Compilers: Capabilities, Architectures, and Compilation

Ludwig Schmid, Jurek Eisinger, Daniel Schoenberger +5 more

Shuttling-based trapped-ion quantum computers (QCCD) rank among the most mature hardware platforms. Existing and envisaged devices exhibit architectural differences in terms of register layout and connectivity. Platform-specific compilers are required to translate quantum circuits into resource-optimized hardware-level command chains. Hardware platforms and compiler software stacks are mostly developed independently of one another by different research communities. This work aims to bridge these communities by abstracting QCCD architectures and native operations, enabling computer scientists to address compilation problems using generic methods without requiring a deep background in the physical operating principles of the platform. The resulting design space is organized into a small set of architectural archetypes, each posing its own compilation problem. We then select and apply compilation methods to one- and two-dimensional QCCD architectures, finding that the routing overhead scales approximately cubically with the number of qubits for the one-dimensional architecture and approximately quadratically for the two-dimensional one. Extending this to compilation with a quantum error-correction layer reveals additional differences and similarities between the physical and logical levels. We conclude that co-design is a requirement rather than an option, and this work provides the vocabulary, archetypes, and compilation abstraction it needs.

quant-pharXiv:2610.36965•Oct 28, 2026•0 citations
We report on Quantinuum Helios, a 98-qubit trapped-ion quantum processor based on the quantum charge-coupled device (QCCD) architecture. Helios features 137^{137}137Ba+^{+}+ hyperfine qubits, all-to-all connectivity enabled by a rotatable ion storage ring connecting two quantum operation regions by a junction, speed improvements from parallelized operations, and a new software stack with real-time compilation of dynamic programs. Averaged over all operational zones in the system, we achieve average infidelities of 2.5(1)×10−52.5(1)\times10^{-5}2.5(1)×10−5 for single-qubit gates, 7.9(2)×10−47.9(2)\times10^{-4}7.9(2)×10−4 for two-qubit gates, and 4.8(6)×10−44.8(6)\times10^{-4}4.8(6)×10−4 for state preparation and measurement, none of which are fundamentally limited and likely able to be improved. These component infidelities are predictive of system-level performance in both random Clifford circuits and random circuit sampling, the latter demonstrating that Helios operates well beyond the reach of classical simulation and establishes a new frontier of fidelity and complexity for quantum computers.
Abstract We report on Quantinuum Helios, a 98-qubit trapped-ion quantum processor based on the quan- tum charge-coupled device (QCCD) architecture. Helios features 137Ba+ hyperfine qubits, all-to-all connectivity enabled by a rotatable ion storage ring connecting two quantum operation regions by a junction, speed improvements from parallelized operations, and a new software stack with real-time compilation of dynamic programs. Averaged over all operational zones in the system, we achieve average infidelities of 2.5(1) × 10−5 for single-qubit gates, 7.9(2) × 10−4 for two-qubit gates, and 4.8(6) × 10−4 for state preparation and measurement, none of which are fundamentally limited and likely able to be improved. These component infidelities are predictive of system-level performance in both random Clifford circuits and random circuit sampling, the latter demonstrating that Helios operates well beyond the reach of classical simulation and establishes a new frontier of fidelity and complexity for quantum computers.
We describe and benchmark a new quantum charge-coupled device (QCCD) trapped-ion quantum computer based on a linear trap with periodic boundary conditions, which resembles a race track.The new system successfully incorporates several technologies crucial to future scalability-including electrode broadcasting, multilayer rf routing, and magneto-optical trap (MOT) loading-while maintaining, and in some cases exceeding, the gate fidelities of previous QCCD systems.The system is initially operated with 32 qubits, but future upgrades will allow for more.We benchmark the performance of primitive operations, including an average state preparation and measurement error of 1.6ð1Þ × 10 -3 , an average single-qubit gate infidelity of 2.5ð3Þ × 10 -5 , and an average two-qubit gate infidelity of 1.84ð5Þ × 10 -3 .The systemlevel performance of the quantum processor is assessed with mirror benchmarking, linear cross-entropy benchmarking, a quantum volume measurement of QV ¼ 2 16 , and the creation of 32-qubit entanglement in a GHZ state.We also tested application benchmarks, including Hamiltonian simulation, QAOA, error correction on a repetition code, and dynamics simulations using qubit reuse.We also discuss future upgrades to the new system aimed at adding more qubits and capabilities.
The trapped-ion QCCD (quantum charge-coupled device) architecture proposal lays out a blueprint for a universal quantum computer. The design begins with electrodes patterned on a two-dimensional surface configured to trap multiple arrays of ions (or ion crystals). Communication within the ion crystal network allows for the machine to be scaled while keeping the number of ions in each crystal to a small number, thereby preserving the low error rates demonstrated in trapped-ion experiments. By proposing to communicate quantum information by moving the ions through space to interact with other distant ions, the architecture creates a quantum computer endowed with full-connectivity. However, engineering this fully-connected computer introduces a host of difficulties that have precluded the architecture from being fully realized in the twenty years since its proposal. Using a Honeywell cryogenic surface trap, we report on the integration of all necessary ingredients of the QCCD architecture into a programmable trapped-ion quantum computer. Using four and six qubit circuits, the system level performance of the processor is quantified by the fidelity of a teleported CNOT gate utilizing mid-circuit measurement and a quantum volume measurement of 26=642^6=6426=64. By demonstrating that the low error rates achievable in small ion crystals can be successfully integrated with a scalable trap design, parallel optical delivery, and fast ion transport, the QCCD architecture is shown to be a viable path toward large quantum computers. Atomic ions provide perfectly identical, high-fidelity qubits. Our work shows that the QCCD architecture built around these qubits will provide high performance quantum computers, likely enabling important near-term demonstrations such as quantum error correction and quantum advantage.
Recent advances in quantum computing have enabled the development of quantum processors with hundreds of qubits. However, noise continues to limit the amount of useful information that can be extracted from these systems, making it essential to identify the regime in which experimental outputs remain reliable. In this work, we benchmark Quantinuum Helios-1, a 98-qubit trapped-ion quantum processing unit, using the linear ramp quantum approximate optimization algorithm (LR-QAOA). To this end, we perform large-scale noiseless simulations on JUPITER, Europe's first exascale supercomputer, for circuits of up to 48 qubits and 3,384 two-qubit gates. These simulations, executed on 4,096 nodes equipped with 16,384 GH200 superchips and high-bandwidth CPU-GPU interconnects, provide a reference for validating experimental results at the edge of classical tractability. We find that, up to 48 qubits, Helios-1 remains in a noise-tolerant region, i.e., its samples cannot be clearly distinguished from those coming from a noiseless simulation. We then extend the analysis to larger system sizes using experimental data only, and apply a mean-of-means resampling procedure with a 3σσσ threshold to determine whether the QPU output is statistically distinguishable from random sampling. This analysis identifies a regime of coherent performance up to 93 qubits (12,834 two-qubit gates), beyond which, at 95 qubits, the outputs become statistically indistinguishable from random sampling. These results demonstrate how exascale classical simulation can be used to validate quantum processors, and provide a quantitative boundary between noise-tolerant and random regimes in quantum processors.
Quantinuum has deployed trapped-ion quantum computers based on a quantum charge-coupled (QCCD) architecture exhibiting high-fidelity operations, mid-circuit measurements, and full connectivity with record performance. Quantinuum recently released its accelerated Roadmap outlining plans to reach thousands of physical qubits while further reducing logical qubit error rates in commercial systems by 2029 [1]. Longerterm scaling of the QCCD device architecture will be enabled by replacing bulk free-space optics with integrated photonics for improved light delivery and detection. To this end, Quantinuum is developing integrated photonics technologies at the visible and ultraviolet wavelengths required for future large-scale trapped-ion quantum computers. This poster presents recent developments in materials (waveguiding materials, transparent conductive materials), visible and ultraviolet integrated photonics components for light routing and control, and the various paths to their implementation. These developments are expected to enable scaling towards larger qubit counts while reducing the physical size of the optical control systems.
Shuttling-based trapped-ion quantum computers (QCCD) rank among the most mature hardware platforms. Existing and envisaged devices exhibit architectural differences in terms of register layout and connectivity. Platform-specific compilers are required to translate quantum circuits into resource-optimized hardware-level command chains. Hardware platforms and compiler software stacks are mostly developed independently of one another by different research communities. This work aims to bridge these communities by abstracting QCCD architectures and native operations, enabling computer scientists to address compilation problems using generic methods without requiring a deep background in the physical operating principles of the platform. The resulting design space is organized into a small set of architectural archetypes, each posing its own compilation problem. We then select and apply compilation methods to one- and two-dimensional QCCD architectures, finding that the routing overhead scales approximately cubically with the number of qubits for the one-dimensional architecture and approximately quadratically for the two-dimensional one. Extending this to compilation with a quantum error-correction layer reveals additional differences and similarities between the physical and logical levels. We conclude that co-design is a requirement rather than an option, and this work provides the vocabulary, archetypes, and compilation abstraction it needs.