Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2111.09436 · Nature Electronics

Cryogenic memory technologies

Shamiul Alam, Md Shafayat Hossain, Srivatsa Srinivasa, Ahmedullah Aziz

Published Mar 2, 2023• 143 citations
arXivHTMLPDF
DOI
10.1038/s41928-023-00930-2

Related papers

Hybrid Cryogenic–Quantum Memories Enabling Stable and Long-Lived Quantum Storage

Ahmed Ali Hussein, Haider Hadi Abbas, Saad Abdual Azize abdual Rahman +2 more

Communications in computer and information science•Sep 21, 2026•0 citations

Principles of a cryogenic memory cell design using small arrays of coupled Josephson junctions

Yehuda Y. Braiman, Niketh Nair, Neena Imam

Bulletin of the American Physical Society•Mar 7, 2018•0 citations

Cryogenic electronic systems

Michael M. Fitelson

Physica C Superconductivity•Aug 1, 2002•0 citations

Cryogenic Memories for RSFQ Ultra-High-Speed Processor

T. Van Duzer

The gap between logic speed and memory access is a growing problem in all computing systems and it is exacerbated for ultra-high speed processors such as the proposed cryogenic Rapid Single Flux Quantum (RSFQ) logic working at 50 .100 GHz. The Superconducting Technology Assessment (STA) Panel considered two levels in a hierarchy of cryogenic memory located off of the processor chip. The first level of off-chip memory would be located on the MCM at 4 Kelvin (4 K) with the processor chip in order to minimize propagation-time delays. We are planning for a 1 Mb memory for this stage. The second-level memory would be much larger and could be located on a more efficient refrigerator stage at 40-77 K.

ACM/IEEE Conference on Supercomputing (SC)•Jan 1, 2005•2 citations

Nonvolatile and Cryogenic-compatible Quantum Memory Devices (QuMEM)

Osama M. Nayfeh, Kenneth S. Simonsen, Dave Rees +9 more

Abstract : This technical report presents the progress of the Space and Naval Warfare Systems Center Pacific (SSC Pacific) Nonvolatile and Cryogenic-Compatible Quantum Memory Devices (QuMEM) research project supported by the Navys Science and Technology (S and T) In-house Laboratory Independent for Research (ILIR) Program. This report provides background information, motivation, technical progress, and technology transition efforts conducted throughout Fiscal Year (FY) 2014.The primary objective of the QuMEM project is to design and implement novel concepts, designs for solid-state, cryogenic compatible quantum memory device chips where writing, reading, and erasing operations perform using fast (psec), low-voltage (mV) electrical pulses generated by on-chip computational devices. Here, quantum states are generated, tuned, and stored for computation. We increase the understanding of the memory storage process by characterizing the charging/discharging process, retention time, and endurance and how it correlates with design-driven theoretical calculations.

•Jan 1, 2016•0 citations

Superconducting Memories

Ahmedullah Aziz, Shamiul Alam

Synthesis lectures on emerging engineering technologies•Jan 1, 2025•0 citations
The gap between logic speed and memory access is a growing problem in all computing systems and it is exacerbated for ultra-high speed processors such as the proposed cryogenic Rapid Single Flux Quantum (RSFQ) logic working at 50 .100 GHz. The Superconducting Technology Assessment (STA) Panel considered two levels in a hierarchy of cryogenic memory located off of the processor chip. The first level of off-chip memory would be located on the MCM at 4 Kelvin (4 K) with the processor chip in order to minimize propagation-time delays. We are planning for a 1 Mb memory for this stage. The second-level memory would be much larger and could be located on a more efficient refrigerator stage at 40-77 K.
Abstract : This technical report presents the progress of the Space and Naval Warfare Systems Center Pacific (SSC Pacific) Nonvolatile and Cryogenic-Compatible Quantum Memory Devices (QuMEM) research project supported by the Navys Science and Technology (S and T) In-house Laboratory Independent for Research (ILIR) Program. This report provides background information, motivation, technical progress, and technology transition efforts conducted throughout Fiscal Year (FY) 2014.The primary objective of the QuMEM project is to design and implement novel concepts, designs for solid-state, cryogenic compatible quantum memory device chips where writing, reading, and erasing operations perform using fast (psec), low-voltage (mV) electrical pulses generated by on-chip computational devices. Here, quantum states are generated, tuned, and stored for computation. We increase the understanding of the memory storage process by characterizing the charging/discharging process, retention time, and endurance and how it correlates with design-driven theoretical calculations.