Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2004.04794 · Proceedings - International Symposium on Computer Architecture/Proceedings

NISQ+: Boosting quantum computing power by approximating quantum error correction

Adam A. Holmes, Mohammad Reza Jokar, Ghasem Pasandi, Yongshan Ding, Massoud Pedram, Frederic T. Chong

Published May 1, 2020• 88 citations
arXivHTMLPDF

Abstract

Quantum computers are growing in size, and design decisions are being made now that attempt to squeeze more computation out of these machines. In this spirit, we design a method to boost the computational power of nearterm quantum computers by adapting protocols used in quantum error correction to implement “Approximate Quantum Error Correction (AQEC):” By approximating fully-fledged error correction mechanisms, we can increase the compute volume (qubits $\times$ gates, or “Simple Quantum Volume (SQV)”) of near-term machines. The crux of our design is a fast hardware decoder that can approximately decode detected error syndromes rapidly. Specifically, we demonstrate a proof-of-concept that approximate error decoding can be accomplished online in near-term quantum systems by designing and implementing a novel algorithm in superconducting Single Flux Quantum (SFQ) logic technology. This avoids a critical decoding backlog, hidden in all offline decoding schemes, that leads to idle time exponential in the number of T gates in a program [58]. Our design utilizes one SFQ processing module per physical quantum bit. Employing state-of-the-art SFQ synthesis tools, we show that the circuit area, power, and latency are within the constraints of typical, contemporary quantum system designs. Under a pure dephasing error model, the proposed accelerator and AQEC solution is able to expand SQV by factors between 3,402 and 11,163 on expected near-term machines. The decoder achieves a 5% accuracy threshold as well as pseudo-thresholds of approximately 5%, 4.75%, 4.5%, and 3.5% physical error rates for code distances 3, 5, 7, and 9, respectively. Decoding solutions are achieved in a maximum of $\sim$20 nanoseconds on the largest code distances studied. By avoiding the exponential idle time in offline decoders, we achieve a 10x reduction in required code distances to achieve the same logical performance as alternative designs.

DOI
10.1109/isca45697.2020.00053

Related papers

Low-Overhead Quantum Error Correction Codes for Noisy Intermediate-Scale Quantum Devices

D. Jagadeesan, A. B. Manju, G. Asha +4 more

Noisy Intermediate-Scale Quantum (NISQ) devices represent current quantum computing technology with 50-1000 qubits operating without comprehensive fault-tolerant error correction. The fundamental challenge lies in balancing error correction necessity against prohibitive resource overhead. Conventional quantum error correction codes require 10:1 to 1000:1 qubit ratios and syndrome extraction circuits exceeding 50 gates, consuming entire NISQ capacities. This work presents a comprehensive low-overhead quantum error correction framework specifically designed for NISQ constraints. Our approach combines three elements: optimised stabiliser codes which get qubit ratios of 3:1 to 10:1, adaptive syndrome extraction which works with circuits with less than 20 gates and machine learning-enhanced decoding which is specific to the noise profiles of the hardware. Experimental validation on IBM Quantum (127- qubit Eagle), IonQ trapped-ion systems, and Google Sycamore simulation demonstrates successful quantum state protection achieving 2.7× error suppression with 60% overhead reduction versus conventional surface codes. The proposed code achieves logical error rates of 0.0065 using only 10 physical qubits compared to 25 qubits for equivalent surface codes. Machine learning decoder attains 94.3% accuracy with 12-microsecond inference latency, enabling real-time error correction. Break-even performance achieved at 0.8% physical error rates establishes practical pathways for near-term quantum advantage in variational algorithms and quantum simulation applications.

EPJ Web of Conferences•Jan 1, 2026•0 citations

Low-Overhead Quantum Error Correction Codes for Noisy Intermediate-Scale Quantum Devices

D. Jagadeesan, A. B. Manju, G. Asha +4 more

Noisy Intermediate-Scale Quantum (NISQ) devices represent current quantum computing technology with 50-1000 qubits operating without comprehensive fault-tolerant error correction. The fundamental challenge lies in balancing error correction necessity against prohibitive resource overhead. Conventional quantum error correction codes require 10:1 to 1000:1 qubit ratios and syndrome extraction circuits exceeding 50 gates, consuming entire NISQ capacities. This work presents a comprehensive low-overhead quantum error correction framework specifically designed for NISQ constraints. Our approach combines three elements: optimised stabiliser codes which get qubit ratios of 3:1 to 10:1, adaptive syndrome extraction which works with circuits with less than 20 gates and machine learning-enhanced decoding which is specific to the noise profiles of the hardware. Experimental validation on IBM Quantum (127- qubit Eagle), IonQ trapped-ion systems, and Google Sycamore simulation demonstrates successful quantum state protection achieving 2.7× error suppression with 60% overhead reduction versus conventional surface codes. The proposed code achieves logical error rates of 0.0065 using only 10 physical qubits compared to 25 qubits for equivalent surface codes. Machine learning decoder attains 94.3% accuracy with 12-microsecond inference latency, enabling real-time error correction. Break-even performance achieved at 0.8% physical error rates establishes practical pathways for near-term quantum advantage in variational algorithms and quantum simulation applications.

•Mar 23, 2026•0 citations

QECOOL: On-Line Quantum Error Correction with a Superconducting Decoder for Surface Code

Yosuke Ueno, Masaaki Kondo, Masamitsu Tanaka +2 more

Due to the low error tolerance of a qubit, detecting and correcting errors on it is essential for fault-tolerant quantum computing. Surface code (SC) associated with its decoding algorithm is one of the most promising quantum error correction (QEC) methods. QEC needs to be very power-efficient since the power budget is limited inside of a dilution refrigerator for superconducting qubits by which one of the most successful quantum computers (QCs) is built. In this paper, we propose an online-QEC algorithm and its hardware implementation with SFQ based superconducting digital circuits. We design a key building block of the proposed hardware with an SFQ cell library and evaluate it by the SPICE-level simulation. Each logic element is composed of about 3000 Josephson junctions and power consumption is about $2.78 \mu \mathrm{W}$ when operating with 2 GHz clock frequency which meets the required decoding speed. Our decoder is simulated on a quantum error simulator for code distances 5 to 13 and achieves a 1.0% accuracy threshold.

arXiv:2103.14209•ACM/IEEE Design Automation Conference (DAC)•Nov 8, 2021•53 citations

Quantum error correction below the surface code threshold

Google Quantum AI and Collaborators, Rajeev Acharya, Dmitry A. Abanin +97 more

Quantum error correction [1, 2, 3, 4] provides a path to reach practical quantum computing by combining multiple physical qubits into a logical qubit, where the logical error rate is suppressed exponentially as more qubits are added. However, this exponential suppression only occurs if the physical error rate is below a critical threshold. Here, we present two below-threshold surface code memories on our newest generation of superconducting processors, Willow: a distance-7 code, and a distance-5 code integrated with a real-time decoder. The logical error rate of our larger quantum memory is suppressed by a factor of $$\varLambda \mathrm{=2.14}\pm 0.02$$ when increasing the code distance by two, culminating in a 101-qubit distance-7 code with 0.143% ± 0.003% error per cycle of error correction. This logical memory is also beyond break-even, exceeding its best physical qubit’s lifetime by a factor of $$2.4\pm 0.3$$ . Our system maintains below-threshold performance when decoding in real time, achieving an average decoder latency of 63 μs at distance-5 up to a million cycles, with a cycle time of 1.1 μs. We also run repetition codes up to distance-29 and find that logical performance is limited by rare correlated error events occurring approximately once every hour, or $$3$$ $$\times $$ $${10}^{9}$$ cycles. Our results present device performance that, if scaled, could realize the operational requirements of large scale fault-tolerant quantum algorithms.

arXiv:2408.13687•Nature•Dec 9, 2024•778 citations

AFS: Accurate, Fast, and Scalable Error-Decoding for Fault-Tolerant Quantum Computers

Poulami Das, Christopher A. Pattison, Srilatha Manne +4 more

Quantum computers promise computational advantages for many important problems across various application domains. Unfortunately, physical quantum devices are highly susceptible to errors that limit us from running most of these quantum applications. Quantum Error Correction (QEC) codes are required to implement Fault-Tolerant Quantum Computers (FTQC) on which computations can be performed without encountering errors. Error decoding is a critical component of quantum error correction and is responsible for transforming a set of qubit measurements generated by the QEC code, called the syndrome, into error locations and error types. For the feasibility of implementation, error decoders must not only identify errors with high accuracy, but also be fast and scalable to a large number of qubits. Unfortunately, most of the prior works on error decoding have focused primarily only on the accuracy and have relied on software implementations that are too slow to be of practical use. Furthermore, these studies only look at designing a single decoder and do not analyze the challenges involved in scaling the storage and bandwidth requirements when performing error correction in large systems with thousands of qubits.In this paper, we present AFS, an accurate, fast, and scalable decoder architecture that is designed to operate in the context of systems with hundreds of logical qubits. We present the hardware implementation of AFS, which is based on the Union Find decoding algorithm and employs a three-stage pipelined design. AFS provides orders of magnitude higher accuracy compared to recent SFQ-based hardware decoders (logical error rate of 6×10−10for physical error rate of 10−3) and low decoding latency (42ns on average), while being robust to measurement errors introduced while extracting syndromes during the QEC cycles. We also reduce the amount of decoding hardware required to perform QEC simultaneously on all the logical qubits by co-designing the micro-architecture across multiple decoding units. Our proposed Conjoined-Decoder Architecture (CDA) reduces the storage overhead by 70% (10MB to 2.8MB). Finally, we reduce the bandwidth overheads required to transmit syndromes from the qubits to the decoders by exploiting the sparsity in the syndromes and compressing the data. Our proposed Syndrome Compression reduces the bandwidth requirement by 30x, on an average.

IEEE International Symposium on High-Performance Computer Architecture (HPCA)•Apr 1, 2022•59 citations

QULATIS: A Quantum Error Correction Methodology toward Lattice Surgery

Yosuke Ueno, Masaaki Kondo, Masamitsu Tanaka +2 more

Due to the high error rate of a qubit, detecting and correcting errors on it is essential for fault-tolerant quantum computing (FTQC). Surface code (SC) associated with its decoding algorithm is one of the most promising quantum error correction (QEC) methods because it has high fidelity and requires only nearest neighbor qubits connectivity. To realize FTQC, we need a decoder circuit capable of not only QEC in a 3-D lattice to deal with errors in measurement on ancillary qubits but also quantum operations on logically constructed qubits. Whereas several methods to perform logical operations on SC, such as lattice surgery (LS), are known, no practical decoders supporting them have been proposed yet.One of the most promising QC implementations today is made up of superconducting qubits that are located in a cryogenic environment. To reduce the hardware complexity of QC and latency of QEC, we are supposed to perform QEC in a cryogenic environment. Hence a power-efficient decoder is required due to the limited power budget inside a dilution refrigerator.In this paper, we propose an online-QEC algorithm that supports LS with a practical decoder circuit, as well as a new FTQC architecture. We design a key building block of the proposed architecture with a hybrid of SFQ- and Cryo-CMOS-based digital circuits and evaluate it with a SPICE-level simulation. Each logic element includes about 2400 Josephson junctions, and power consumption is estimated to be 2.07 μW when operating with a 2 GHz clock frequency. We evaluate the decoder performance by a quantum error simulator for an essential operation of LS with code distances up to 11, and it achieves a 0.6% accuracy threshold. In an LS-based architecture further supporting a magic-state distillation protocol, which is expected to run for near-term universal quantum computing, we evaluate the QEC performance and power consumption of the architecture and show that it is practical to be operated in 4-K temperature region of a dilution refrigerator.

IEEE International Symposium on High-Performance Computer Architecture (HPCA)•Apr 1, 2022•25 citations
Quantum computers are growing in size, and design decisions are being made now that attempt to squeeze more computation out of these machines. In this spirit, we design a method to boost the computational power of nearterm quantum computers by adapting protocols used in quantum error correction to implement “Approximate Quantum Error Correction (AQEC):” By approximating fully-fledged error correction mechanisms, we can increase the compute volume (qubits ×\times× gates, or “Simple Quantum Volume (SQV)”) of near-term machines. The crux of our design is a fast hardware decoder that can approximately decode detected error syndromes rapidly. Specifically, we demonstrate a proof-of-concept that approximate error decoding can be accomplished online in near-term quantum systems by designing and implementing a novel algorithm in superconducting Single Flux Quantum (SFQ) logic technology. This avoids a critical decoding backlog, hidden in all offline decoding schemes, that leads to idle time exponential in the number of T gates in a program [58]. Our design utilizes one SFQ processing module per physical quantum bit. Employing state-of-the-art SFQ synthesis tools, we show that the circuit area, power, and latency are within the constraints of typical, contemporary quantum system designs. Under a pure dephasing error model, the proposed accelerator and AQEC solution is able to expand SQV by factors between 3,402 and 11,163 on expected near-term machines. The decoder achieves a 5% accuracy threshold as well as pseudo-thresholds of approximately 5%, 4.75%, 4.5%, and 3.5% physical error rates for code distances 3, 5, 7, and 9, respectively. Decoding solutions are achieved in a maximum of ∼\sim∼20 nanoseconds on the largest code distances studied. By avoiding the exponential idle time in offline decoders, we achieve a 10x reduction in required code distances to achieve the same logical performance as alternative designs.
Noisy Intermediate-Scale Quantum (NISQ) devices represent current quantum computing technology with 50-1000 qubits operating without comprehensive fault-tolerant error correction. The fundamental challenge lies in balancing error correction necessity against prohibitive resource overhead. Conventional quantum error correction codes require 10:1 to 1000:1 qubit ratios and syndrome extraction circuits exceeding 50 gates, consuming entire NISQ capacities. This work presents a comprehensive low-overhead quantum error correction framework specifically designed for NISQ constraints. Our approach combines three elements: optimised stabiliser codes which get qubit ratios of 3:1 to 10:1, adaptive syndrome extraction which works with circuits with less than 20 gates and machine learning-enhanced decoding which is specific to the noise profiles of the hardware. Experimental validation on IBM Quantum (127- qubit Eagle), IonQ trapped-ion systems, and Google Sycamore simulation demonstrates successful quantum state protection achieving 2.7× error suppression with 60% overhead reduction versus conventional surface codes. The proposed code achieves logical error rates of 0.0065 using only 10 physical qubits compared to 25 qubits for equivalent surface codes. Machine learning decoder attains 94.3% accuracy with 12-microsecond inference latency, enabling real-time error correction. Break-even performance achieved at 0.8% physical error rates establishes practical pathways for near-term quantum advantage in variational algorithms and quantum simulation applications.
Noisy Intermediate-Scale Quantum (NISQ) devices represent current quantum computing technology with 50-1000 qubits operating without comprehensive fault-tolerant error correction. The fundamental challenge lies in balancing error correction necessity against prohibitive resource overhead. Conventional quantum error correction codes require 10:1 to 1000:1 qubit ratios and syndrome extraction circuits exceeding 50 gates, consuming entire NISQ capacities. This work presents a comprehensive low-overhead quantum error correction framework specifically designed for NISQ constraints. Our approach combines three elements: optimised stabiliser codes which get qubit ratios of 3:1 to 10:1, adaptive syndrome extraction which works with circuits with less than 20 gates and machine learning-enhanced decoding which is specific to the noise profiles of the hardware. Experimental validation on IBM Quantum (127- qubit Eagle), IonQ trapped-ion systems, and Google Sycamore simulation demonstrates successful quantum state protection achieving 2.7× error suppression with 60% overhead reduction versus conventional surface codes. The proposed code achieves logical error rates of 0.0065 using only 10 physical qubits compared to 25 qubits for equivalent surface codes. Machine learning decoder attains 94.3% accuracy with 12-microsecond inference latency, enabling real-time error correction. Break-even performance achieved at 0.8% physical error rates establishes practical pathways for near-term quantum advantage in variational algorithms and quantum simulation applications.
Due to the low error tolerance of a qubit, detecting and correcting errors on it is essential for fault-tolerant quantum computing. Surface code (SC) associated with its decoding algorithm is one of the most promising quantum error correction (QEC) methods. QEC needs to be very power-efficient since the power budget is limited inside of a dilution refrigerator for superconducting qubits by which one of the most successful quantum computers (QCs) is built. In this paper, we propose an online-QEC algorithm and its hardware implementation with SFQ based superconducting digital circuits. We design a key building block of the proposed hardware with an SFQ cell library and evaluate it by the SPICE-level simulation. Each logic element is composed of about 3000 Josephson junctions and power consumption is about 2.78μW2.78 \mu \mathrm{W}2.78μW when operating with 2 GHz clock frequency which meets the required decoding speed. Our decoder is simulated on a quantum error simulator for code distances 5 to 13 and achieves a 1.0% accuracy threshold.
Quantum error correction [1, 2, 3, 4] provides a path to reach practical quantum computing by combining multiple physical qubits into a logical qubit, where the logical error rate is suppressed exponentially as more qubits are added. However, this exponential suppression only occurs if the physical error rate is below a critical threshold. Here, we present two below-threshold surface code memories on our newest generation of superconducting processors, Willow: a distance-7 code, and a distance-5 code integrated with a real-time decoder. The logical error rate of our larger quantum memory is suppressed by a factor of Λ=2.14±0.02\varLambda \mathrm{=2.14}\pm 0.02Λ=2.14±0.02 when increasing the code distance by two, culminating in a 101-qubit distance-7 code with 0.143% ± 0.003% error per cycle of error correction. This logical memory is also beyond break-even, exceeding its best physical qubit’s lifetime by a factor of 2.4±0.32.4\pm 0.32.4±0.3 . Our system maintains below-threshold performance when decoding in real time, achieving an average decoder latency of 63 μs at distance-5 up to a million cycles, with a cycle time of 1.1 μs. We also run repetition codes up to distance-29 and find that logical performance is limited by rare correlated error events occurring approximately once every hour, or 333 ×\times × 109{10}^{9}109 cycles. Our results present device performance that, if scaled, could realize the operational requirements of large scale fault-tolerant quantum algorithms.
Quantum computers promise computational advantages for many important problems across various application domains. Unfortunately, physical quantum devices are highly susceptible to errors that limit us from running most of these quantum applications. Quantum Error Correction (QEC) codes are required to implement Fault-Tolerant Quantum Computers (FTQC) on which computations can be performed without encountering errors. Error decoding is a critical component of quantum error correction and is responsible for transforming a set of qubit measurements generated by the QEC code, called the syndrome, into error locations and error types. For the feasibility of implementation, error decoders must not only identify errors with high accuracy, but also be fast and scalable to a large number of qubits. Unfortunately, most of the prior works on error decoding have focused primarily only on the accuracy and have relied on software implementations that are too slow to be of practical use. Furthermore, these studies only look at designing a single decoder and do not analyze the challenges involved in scaling the storage and bandwidth requirements when performing error correction in large systems with thousands of qubits.In this paper, we present AFS, an accurate, fast, and scalable decoder architecture that is designed to operate in the context of systems with hundreds of logical qubits. We present the hardware implementation of AFS, which is based on the Union Find decoding algorithm and employs a three-stage pipelined design. AFS provides orders of magnitude higher accuracy compared to recent SFQ-based hardware decoders (logical error rate of 6×10−10for physical error rate of 10−3) and low decoding latency (42ns on average), while being robust to measurement errors introduced while extracting syndromes during the QEC cycles. We also reduce the amount of decoding hardware required to perform QEC simultaneously on all the logical qubits by co-designing the micro-architecture across multiple decoding units. Our proposed Conjoined-Decoder Architecture (CDA) reduces the storage overhead by 70% (10MB to 2.8MB). Finally, we reduce the bandwidth overheads required to transmit syndromes from the qubits to the decoders by exploiting the sparsity in the syndromes and compressing the data. Our proposed Syndrome Compression reduces the bandwidth requirement by 30x, on an average.
Due to the high error rate of a qubit, detecting and correcting errors on it is essential for fault-tolerant quantum computing (FTQC). Surface code (SC) associated with its decoding algorithm is one of the most promising quantum error correction (QEC) methods because it has high fidelity and requires only nearest neighbor qubits connectivity. To realize FTQC, we need a decoder circuit capable of not only QEC in a 3-D lattice to deal with errors in measurement on ancillary qubits but also quantum operations on logically constructed qubits. Whereas several methods to perform logical operations on SC, such as lattice surgery (LS), are known, no practical decoders supporting them have been proposed yet.One of the most promising QC implementations today is made up of superconducting qubits that are located in a cryogenic environment. To reduce the hardware complexity of QC and latency of QEC, we are supposed to perform QEC in a cryogenic environment. Hence a power-efficient decoder is required due to the limited power budget inside a dilution refrigerator.In this paper, we propose an online-QEC algorithm that supports LS with a practical decoder circuit, as well as a new FTQC architecture. We design a key building block of the proposed architecture with a hybrid of SFQ- and Cryo-CMOS-based digital circuits and evaluate it with a SPICE-level simulation. Each logic element includes about 2400 Josephson junctions, and power consumption is estimated to be 2.07 μW when operating with a 2 GHz clock frequency. We evaluate the decoder performance by a quantum error simulator for an essential operation of LS with code distances up to 11, and it achieves a 0.6% accuracy threshold. In an LS-based architecture further supporting a magic-state distillation protocol, which is expected to run for near-term universal quantum computing, we evaluate the QEC performance and power consumption of the architecture and show that it is practical to be operated in 4-K temperature region of a dilution refrigerator.