© 2026 Aqora Quantum S.A.S.

Terms Privacy Legal Notice

arXiv:quant-ph/0605170

A microfabricated surface-electrode ion trap in silicon

J. Britton, Dietrich G. Leibfried, James A. Beall, R. B. Blakestad, J. J. Bollinger, John Chiaverini, R. J. Epstein, John D. Jost, D. Kielpinski, C. Langer, Roee Ozeri, R. Reichle, Signe Louise Seidelin, Nobuyasu Shiga, Janus H. Wesenberg, D. J. Wineland

Published May 19, 2006• 26 citations

Abstract

The prospect of building a quantum information processor underlies many recent advances ion trap fabrication techniques. Potentially, a quantum computer could be constructed from a large array of interconnected ion traps. We report on a micrometer-scale ion trap, fabricated from bulk silicon using micro-electromechanical systems (MEMS) techniques. The trap geometry is relatively simple in that the electrodes lie in a single plane beneath the ions. In such a trap we confine laser-cooled 24Mg+ ions approximately 40 microns above the surface. The fabrication technique and planar electrode geometry together make this approach amenable to scaling up to large trap arrays. In addition we observe that little laser cooling light is scattered by the electrodes.

DOI: 10.48550/arxiv.quant-ph/0605170

Related papers

Microfabricated Surface-Electrode Ion Trap for Scalable Quantum Information Processing

Signe Louise Seidelin, John Chiaverini, R. Reichle +13 more

Individual laser-cooled 24Mg+ ions are confined in a linear Paul trap with a novel geometry where gold electrodes are located in a single plane and the ions are trapped 40 microm above this plane. The relatively simple trap design and fabrication procedure are important for large-scale quantum information processing (QIP) using ions. Measured ion motional frequencies are compared to simulations. Measurements of ion recooling after cooling is temporarily suspended yield a heating rate of approximately 5 motional quanta per millisecond for a trap frequency of 2.83 MHz, sufficiently low to be useful for QIP.

arXiv:quant-ph/0601173•Physical Review Letters•Jun 30, 2006•453 citations

Geometries and fabrication methods for 3D printing ion traps

A. Quinn, Melanie Brown, Timothy J. Gardner +1 more

The majority of microfabricated ion traps in use for quantum information processing are of the 2D 'surface-electrode' type or of the 3D 'wafer' type. Surface-electrode traps greatly simplify fabrication and hold the promise of allowing trapped-ion quantum computers to scale via standard semiconductor industry fabrication techniques. However, their geometry constrains them to having much lower trapping efficiency, depth, and harmonicity compared to 3D geometries. Conversely 3D geometries offer superior trap performance but fabrication is more complex, limiting potential to scale. We describe new 'trench' geometries that exist in the design space between these two paradigms. They still allow for a simple, planar electrode layer but with much more favourable trapping properties. We propose such traps could be 3D-printed over a 2D wafer with microfabricated components already integrated into it, thus retaining all the integration techniques and scaling advantages of surface-electrode traps. As a proof of principle we use 2-photon direct laser writing lithography to print the required electrode structures with the proposed geometry.

arXiv:2205.15892•May 31, 2022•0 citations

Surface-Electrode Architecture for Ion-Trap Quantum Information Processing

John Chiaverini, R. B. Blakestad, J. Britton +5 more

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

arXiv:quant-ph/0501147•Jan 25, 2005•5 citations

TWO-DIMENSIONAL ARRAY OF ION TRAPS ON A PLANAR CHIP

Jinyin Wan, Yuzhu Wang, Liang Liu

We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.

Modern Physics Letters B•Jan 10, 2009•1 citation

Surface-electrode architecture for ion-trap quantum information processing

John Chiaverini, R. B. Blakestad, J. Britton +5 more

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

Quantum Information and Computation•Sep 1, 2005•195 citations

Surface-electrode architecture for ion-trap quantum information processing

John Chiaverini, R. B. Blakestad, J. Britton +5 more

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on the order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

Quantum Information and Computation•Sep 1, 2005•145 citations

The prospect of building a quantum information processor underlies many recent advances ion trap fabrication techniques. Potentially, a quantum computer could be constructed from a large array of interconnected ion traps. We report on a micrometer-scale ion trap, fabricated from bulk silicon using micro-electromechanical systems (MEMS) techniques. The trap geometry is relatively simple in that the electrodes lie in a single plane beneath the ions. In such a trap we confine laser-cooled 24Mg+ ions approximately 40 microns above the surface. The fabrication technique and planar electrode geometry together make this approach amenable to scaling up to large trap arrays. In addition we observe that little laser cooling light is scattered by the electrodes.

Individual laser-cooled 24Mg+ ions are confined in a linear Paul trap with a novel geometry where gold electrodes are located in a single plane and the ions are trapped 40 microm above this plane. The relatively simple trap design and fabrication procedure are important for large-scale quantum information processing (QIP) using ions. Measured ion motional frequencies are compared to simulations. Measurements of ion recooling after cooling is temporarily suspended yield a heating rate of approximately 5 motional quanta per millisecond for a trap frequency of 2.83 MHz, sufficiently low to be useful for QIP.

The majority of microfabricated ion traps in use for quantum information processing are of the 2D 'surface-electrode' type or of the 3D 'wafer' type. Surface-electrode traps greatly simplify fabrication and hold the promise of allowing trapped-ion quantum computers to scale via standard semiconductor industry fabrication techniques. However, their geometry constrains them to having much lower trapping efficiency, depth, and harmonicity compared to 3D geometries. Conversely 3D geometries offer superior trap performance but fabrication is more complex, limiting potential to scale. We describe new 'trench' geometries that exist in the design space between these two paradigms. They still allow for a simple, planar electrode layer but with much more favourable trapping properties. We propose such traps could be 3D-printed over a 2D wafer with microfabricated components already integrated into it, thus retaining all the integration techniques and scaling advantages of surface-electrode traps. As a proof of principle we use 2-photon direct laser writing lithography to print the required electrode structures with the proposed geometry.

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on the order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.