Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:quant-ph/0603224 · NATO science series. Series II, Mathematics, physics and chemistry

Quantum Computing with Superconductors I: Architectures

Michael R. Geller, Emily Pritchett, Andrew T. Sornborger, Frank K. Wilhelm

Published May 30, 2007• 18 citations
arXivHTMLPDF
DOI
10.1007/978-1-4020-6137-0_5

Related papers

Superconducting quantum computing: a review

He-Liang Huang, Dachao Wu, Daojin Fan +1 more

arXiv:2006.10433•Science China Information Sciences•Jul 15, 2020•385 citations

Toward Ultra-High-Speed, Ultra-Low-Power Cryogenic Superconductor Computing

Koji Inoue, Ilkwon Byun, Masamitsu Tanaka +9 more

Superconductor single-flux-quantum (SFQ) logic, which operates in a 4.2-kelvin cryogenic environment, is a promising candidate for next-generation high-performance low-power computing. This article shares our SFQ research activity, covering from circuit to architecture and from classical to quantum.

Computer•Feb 1, 2026•0 citations

Manufacturability of superconductor electronics for a petaflops-scale computer

L.A. Abelson, Quentin Herr, G.L. Kerber +2 more

Ultra-low power and ultra-high speed single-flux-quantum electronics is an enabling near-term technology solution for petaflops-scale computers. The proposed Hybrid Technology Multi-threaded (HTMT) petaflops computer architecture includes computational modules operating at 100 GHz and an I/O throughput of 32 Petabits/s. Due to fundamental time-of-flight and power dissipation limitations of semiconductor ICs, superconductor ICs at an integration level of 100 k gates/cm/sup 2/ are proposed for the HTMT computation modules. In this paper, we discuss the manufacturability of superconductor-based computation modules, including the IC foundry process, packaging, and data link out of the cryopackage. We focus on the critical technical challenges that exist in each of these areas and present a technology roadmap to achieve the HTMT requirements.

IEEE Transactions on Applied Superconductivity•Jun 1, 1999•25 citations

Superconducting Quantum Computing: Status and Prospects

Frank K. Wilhelm, Kouichi Semba

•Mar 1, 2006•2 citations

Hexagonal_Spin_Lattice_Quantum_Architecture

Walter Ayala

I present a complete quantum computing architecture based on hexagonal spin-lattice shielding.Each COMPUTE cell is an entangled quantum register that explores an exponential statespace internally.The central insight: Quantum computation does not add—it multiplies.• Classical parallel (20 independent qubits): 40 states per cycle (linear scaling 2N)• Quantum entangled (20-qubit register): 220 = 1, 048, 576 states per cycle (exponentialscaling 2N )• Quantum advantage at N = 20: 26, 214×Key validated metrics:• T2 effective: 384(23) ms (conservative) to 492 ms (ideal)• Duty cycle: 88.8 ± 0.4%• Throughput: 250,000–410,000 quantum packets/s (network)• States processed: 2.6 × 1010 coherent states/s (4 entangled registers)• Quantum advantage over superconductor: 100× more states/s• 5-hop fidelity: 95.5–97.5%The architecture is not a network of qubits—it is a network of exponential quantumprocessors.

•Aug 22, 2026•0 citations

Quantum computing with superconducting processors

Eyob Alebachew Sete

•Apr 19, 2019•0 citations
Ultra-low power and ultra-high speed single-flux-quantum electronics is an enabling near-term technology solution for petaflops-scale computers. The proposed Hybrid Technology Multi-threaded (HTMT) petaflops computer architecture includes computational modules operating at 100 GHz and an I/O throughput of 32 Petabits/s. Due to fundamental time-of-flight and power dissipation limitations of semiconductor ICs, superconductor ICs at an integration level of 100 k gates/cm/sup 2/ are proposed for the HTMT computation modules. In this paper, we discuss the manufacturability of superconductor-based computation modules, including the IC foundry process, packaging, and data link out of the cryopackage. We focus on the critical technical challenges that exist in each of these areas and present a technology roadmap to achieve the HTMT requirements.
I present a complete quantum computing architecture based on hexagonal spin-lattice shielding.Each COMPUTE cell is an entangled quantum register that explores an exponential statespace internally.The central insight: Quantum computation does not add—it multiplies.• Classical parallel (20 independent qubits): 40 states per cycle (linear scaling 2N)• Quantum entangled (20-qubit register): 220 = 1, 048, 576 states per cycle (exponentialscaling 2N )• Quantum advantage at N = 20: 26, 214×Key validated metrics:• T2 effective: 384(23) ms (conservative) to 492 ms (ideal)• Duty cycle: 88.8 ± 0.4%• Throughput: 250,000–410,000 quantum packets/s (network)• States processed: 2.6 × 1010 coherent states/s (4 entangled registers)• Quantum advantage over superconductor: 100× more states/s• 5-hop fidelity: 95.5–97.5%The architecture is not a network of qubits—it is a network of exponential quantumprocessors.