Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Springer eBooks

GALS Clocking and Shared Interconnect for Large-Scale SFQ Systems

Gleb Krylov, Tahereh Jabbari, Eby G. Friedman

Published Nov 17, 2023• 0 citations
Publisher
DOI
10.1007/978-3-031-47475-0_12

Related papers

Interconnect Routing for Large-Scale SFQ Circuits

Gleb Krylov, Tahereh Jabbari, Eby G. Friedman

Springer eBooks•Feb 24, 2012•0 citations

Repeater Insertion in SFQ Interconnect

Gleb Krylov, Tahereh Jabbari, Eby G. Friedman

Springer eBooks•Nov 17, 2023•0 citations

A Hybrid Switch System Architecture for Large-Scale Digital Communication Network Using SFQ Technology

Shinichi Yorozu, 義男 亀田, Shuichi Tahara

IEICE Transactions on Electronics•Jan 1, 2001•5 citations

Globally Asynchronous, Locally Synchronous Clocking and Shared Interconnect for Large-Scale SFQ Systems

Gleb Krylov, Eby G. Friedman

A globally asynchronous, locally synchronous clocking scheme for large-scale single flux quantum (SFQ) systems is proposed. In this scheme, the width of each data bus is extended to carry the corresponding clock signal. This signal activates the distribution of the clock signals within the receiving block. Based on this approach for intra-chip interconnect within SFQ systems, a configurable shared bus is also proposed. The data are attached to a tag, and a resulting data packet is sent to the shared bus. This packet is received by each block, but only processed if the tag matches the block identifier. By avoiding expensive comparators and multiplexers, the overhead of the global bus connection is reduced. The proposed approaches exploit the pulse-based nature and ambiguity of clock and data in SFQ technology – the data packet propagating through the interconnect carries a local clock signal.

IEEE Transactions on Applied Superconductivity•May 21, 2019•24 citations

A 40GHz clock 160Gb/s 4x4 switch circuit using single flux quantum technology for high-speed packet switching systems

Shinichi Yorozu, Y. Hashimoto, Y. Kameda +3 more

Large-scale telecommunication systems in nationwide networks will require routers having a packet switching throughput capacity of over several-tens of Tb/s. In such future high-end routers, packet switches will need higher processing speeds than semiconductor devices can provide. We have demonstrated a 40 GHz clock, 0.8 mW, 160 Gb/s, 4/spl times/4 switch circuit that uses single flux quantum (SFQ) technology. The main components of an SFQ circuit are Josephson junctions and a superconducting loop. In designing the circuit, we have developed two key technologies: an automatic cell placement and route tool to increase designable circuit scale; a passive interconnection to decrease latency. These technologies will enable implementing Tb/s-scale switches and switch schedulers for high-speed packet switching systems.

IEEE International Conference on High Performance Switching and Routing (HPSR)•Jun 10, 2004•9 citations

A Comparison of Clocking Schemes for SFQ Circuits

Takahiro Kawaguchi, Kazuyoshi Takagi, Takagi Naofumi

IEICE Technical Report; IEICE Tech. Rep.•Jan 9, 2020•0 citations
A globally asynchronous, locally synchronous clocking scheme for large-scale single flux quantum (SFQ) systems is proposed. In this scheme, the width of each data bus is extended to carry the corresponding clock signal. This signal activates the distribution of the clock signals within the receiving block. Based on this approach for intra-chip interconnect within SFQ systems, a configurable shared bus is also proposed. The data are attached to a tag, and a resulting data packet is sent to the shared bus. This packet is received by each block, but only processed if the tag matches the block identifier. By avoiding expensive comparators and multiplexers, the overhead of the global bus connection is reduced. The proposed approaches exploit the pulse-based nature and ambiguity of clock and data in SFQ technology – the data packet propagating through the interconnect carries a local clock signal.
Large-scale telecommunication systems in nationwide networks will require routers having a packet switching throughput capacity of over several-tens of Tb/s. In such future high-end routers, packet switches will need higher processing speeds than semiconductor devices can provide. We have demonstrated a 40 GHz clock, 0.8 mW, 160 Gb/s, 4/spl times/4 switch circuit that uses single flux quantum (SFQ) technology. The main components of an SFQ circuit are Josephson junctions and a superconducting loop. In designing the circuit, we have developed two key technologies: an automatic cell placement and route tool to increase designable circuit scale; a passive interconnection to decrease latency. These technologies will enable implementing Tb/s-scale switches and switch schedulers for high-speed packet switching systems.