Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Conference on Lasers and Electro-Optics

FPGA Implementation of Post-Processing for Classical Secure Key Distribution in Fiber Networks

Ying Cao, Shuhang Chen, Liuming Zhang, Xinran Huang, Xuelin Yang

Published Jan 1, 2022• 0 citations
Publisher

Abstract

Real-time post-processing for physical-layer secure key distribution in fiber networks is implemented on FPGA, with quantization, information reconciliation and privacy amplification modules, where a key generation rate of 11.7 Mbps is achieved.
DOI
10.1364/cleo_si.2022.sf4l.5

Related papers

Efficient FPGA-Based Implementation of Quantum Key Distribution Post-Processing System

Lianye Liao, Shi‐Hai Sun

Quantum key distribution (QKD), based on quantum mechanics, enables unconditionally secure key exchange even against adversaries with unlimited computing power. As the core of QKD post-processing, information reconciliation (IR) and privacy amplification (PA) ensure key consistency and security by correcting errors and removing leaked information. With the trend toward miniaturized and chip-based QKD systems, post-processing modules require highly integrated designs. FPGAs offer an ideal solution due to their low cost, power efficiency, and flexibility. This paper presents an FPGA-based QKD post-processing architecture using a polar codes-based appending IR algorithm, achieving reconciliation efficiency better than 1.1 under Eµ≥ 0.06 and Rm= 4. A convolution-structured Toeplitz hash module is developed for PA, supporting 53.13 Mbps data rate and 26.45 Mbps key rate with RPA= 0.5. The complete system is implemented on a Xilinx XCKU040 FPGA. Experimental results show support for 176.58 Mbps input, 36.59 Mbps real-time processing, and 17.56 Mbps key output, demonstrating strong performance and engineering suitability. The design features high integration and portability, offering a practical hardware solution for efficient QKD post-processing.

IEEE International Conference on Electronics, Communications and Intelligent Science (ECIS)•May 23, 2025•0 citations

Post-Processing Protocol for Physical-Layer Key Generation and Distribution in Fiber Networks

Adnan A. E. Hajomer, Liuming Zhang, Xuelin Yang +1 more

The unique and random physical-layer properties of optical fiber channels have been exploited for a simple and cost-effective secure key generation and distribution (SKGD). However, state-of-the-art SKGD approaches focused mainly on initial key extraction, while the post-processing protocol has to be explored to guarantee error-free operation, effective key generation rate (KGR) and high key secrecy. Here we propose a full post-processing protocol for SKGD in fiber networks. A lossy quantizer is optimized to achieve the trade-off between the KGR and key disagreement rate. The distributed source coding based information reconciliation is used to remove quantization errors. The privacy amplification is applied to improve the randomness and secrecy of the generated key using hashing functions. The post-processing protocol provides a SKGD solution of error-free, high randomness and high secrecy in fiber networks.

IEEE Photonics Technology Letters•Jun 23, 2020•19 citations

Efficient Post-Processing for Physical-Layer Secure Key Distribution in Fiber

Shuhang Chen, Liuming Zhang, Weisheng Hu +1 more

Post-processing is an essential step towards the practical deployment of physical-layer secure key distribution (SKD) in classical fiber channels. However, the comparison and combination of different post-processing methods are not explored yet. Here, we fully evaluate the post-processing protocol and analyze various combinations of quantization and information reconciliation (IR), and present the efficient solutions associated with the key entropy source between the legal parties. In addition, the SHA3-256 hash function-based privacy amplification is exploited to further enhance the robust key secrecy and randomness. The results show that, the proposed protocol significantly increases the achievable key generation rate (KGR) up to 130-205% using the combination of multi-bit adaptive quantizer and IR with syndrome-decoding LDPC, compared with the previous post-processing using the same original key waveforms extracted from physical-layer SKD.

IEEE Photonics Technology Letters•Feb 22, 2021•12 citations

End-to-End Amplitude Noise based Classical Key Generation and Distribution with FPGA-implemented Post-Processing

Yanwen Zhu, Yuang Li, Xu Zhang +4 more

The PLSKGD scheme based on E2E amplitude noise is proposed and implemented on FPGA for quantization, information reconciliation, and privacy amplification. An experimental KGR of 1.21 Gbps was achieved on a 120 km optical fiber link.

OptoElectronics and Communications Conference and International Conference on Photonics in Switching and Computing (OECC/PSC)•Jun 29, 2025•0 citations

High-Speed Post-Processing in Continuous-Variable Quantum Key Distribution Based on FPGA Implementation

Shenshen Yang, Zhenguo Lu, Yongmin Li

In a continuous-variable quantum key distribution (CV-QKD) system, the computation speed of the post-processing procedure, including information reconciliation (IR) and privacy amplification (PA), inevitably affects the practical secret key rate. IR and PA can be implemented in parallel using low-density parity-check (LDPC) codes and hash functions, respectively. We achieve high-speed hardware-accelerated post-processing procedure for Gaussian symbols on a field-programmable gate array (FPGA) by taking advantage of its superior parallel processing ability. To this end, the sum-product algorithm decoders and a modified LDPC codes construction algorithm adapted to FPGA's characteristics are developed and employed. Two different structures including multiplexing and non-multiplexing are designed to achieve the trade-off between the speed and area of FPGAs, so that an optimal scheme can be adopted according to the requirement of a practical system. Simulation results show that the maximum throughput can reach 100 M symbols/s. We verified the correctness of the post-processing procedures when implemented on the Xilinx VC709 evaluation board, which is populated with the Virtex-7 XC7VX690T FPGA and provided some possible solutions to obtain better performance when more advanced FPGAs are available. The scheme can be applied readily for real-time key extraction and effectively reduce power consumption of the CV-QKD system.

Journal of Lightwave Technology•Apr 6, 2020•58 citations

Analysis of Key Post-Processing for Physical Layer Key Generation in Optical Communication

Jie Huang, Yajie Li, Kongni Zhu +3 more

This paper analyzes the post-processing security through information entropy and compares three privacy amplification methods for physical layer key generation. Simulation reveals key generation rate and security should be jointly considered when applying privacy amplification.

Conference on Lasers and Electro-Optics•Jan 1, 2022•0 citations
Quantum key distribution (QKD), based on quantum mechanics, enables unconditionally secure key exchange even against adversaries with unlimited computing power. As the core of QKD post-processing, information reconciliation (IR) and privacy amplification (PA) ensure key consistency and security by correcting errors and removing leaked information. With the trend toward miniaturized and chip-based QKD systems, post-processing modules require highly integrated designs. FPGAs offer an ideal solution due to their low cost, power efficiency, and flexibility. This paper presents an FPGA-based QKD post-processing architecture using a polar codes-based appending IR algorithm, achieving reconciliation efficiency better than 1.1 under Eµ≥ 0.06 and Rm= 4. A convolution-structured Toeplitz hash module is developed for PA, supporting 53.13 Mbps data rate and 26.45 Mbps key rate with RPA= 0.5. The complete system is implemented on a Xilinx XCKU040 FPGA. Experimental results show support for 176.58 Mbps input, 36.59 Mbps real-time processing, and 17.56 Mbps key output, demonstrating strong performance and engineering suitability. The design features high integration and portability, offering a practical hardware solution for efficient QKD post-processing.
The unique and random physical-layer properties of optical fiber channels have been exploited for a simple and cost-effective secure key generation and distribution (SKGD). However, state-of-the-art SKGD approaches focused mainly on initial key extraction, while the post-processing protocol has to be explored to guarantee error-free operation, effective key generation rate (KGR) and high key secrecy. Here we propose a full post-processing protocol for SKGD in fiber networks. A lossy quantizer is optimized to achieve the trade-off between the KGR and key disagreement rate. The distributed source coding based information reconciliation is used to remove quantization errors. The privacy amplification is applied to improve the randomness and secrecy of the generated key using hashing functions. The post-processing protocol provides a SKGD solution of error-free, high randomness and high secrecy in fiber networks.
Post-processing is an essential step towards the practical deployment of physical-layer secure key distribution (SKD) in classical fiber channels. However, the comparison and combination of different post-processing methods are not explored yet. Here, we fully evaluate the post-processing protocol and analyze various combinations of quantization and information reconciliation (IR), and present the efficient solutions associated with the key entropy source between the legal parties. In addition, the SHA3-256 hash function-based privacy amplification is exploited to further enhance the robust key secrecy and randomness. The results show that, the proposed protocol significantly increases the achievable key generation rate (KGR) up to 130-205% using the combination of multi-bit adaptive quantizer and IR with syndrome-decoding LDPC, compared with the previous post-processing using the same original key waveforms extracted from physical-layer SKD.
In a continuous-variable quantum key distribution (CV-QKD) system, the computation speed of the post-processing procedure, including information reconciliation (IR) and privacy amplification (PA), inevitably affects the practical secret key rate. IR and PA can be implemented in parallel using low-density parity-check (LDPC) codes and hash functions, respectively. We achieve high-speed hardware-accelerated post-processing procedure for Gaussian symbols on a field-programmable gate array (FPGA) by taking advantage of its superior parallel processing ability. To this end, the sum-product algorithm decoders and a modified LDPC codes construction algorithm adapted to FPGA's characteristics are developed and employed. Two different structures including multiplexing and non-multiplexing are designed to achieve the trade-off between the speed and area of FPGAs, so that an optimal scheme can be adopted according to the requirement of a practical system. Simulation results show that the maximum throughput can reach 100 M symbols/s. We verified the correctness of the post-processing procedures when implemented on the Xilinx VC709 evaluation board, which is populated with the Virtex-7 XC7VX690T FPGA and provided some possible solutions to obtain better performance when more advanced FPGAs are available. The scheme can be applied readily for real-time key extraction and effectively reduce power consumption of the CV-QKD system.