Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Nature Electronics

Scaling silicon-based quantum computing using CMOS technology

M. Fernando González-Zalba, Silvano De Franceschi, Edoardo Charbon A, Tristan Meunier, M. Vinet, Andrew S. Dzurak

Published Dec 20, 2021• 272 citations
Publisher
DOI
10.1038/s41928-021-00681-y

Related papers

Employing CMOS technology on silicon for a scalable electron-spin qubit architecture

Jan Klos, Bin Sun, Jacob Beyer +4 more

Bulletin of the American Physical Society•Mar 15, 2021•0 citations

Spin-based Quantum Computing in Silicon: Scaling with CMOS

M. Fernando González-Zalba

As quantum processors grow in complexity, the focus is shifting towards the scaling of the entire quantum computing system, including the quantum hardware but as well the classical support electronics. Silicon-based quantum computing offers the enticing possibility that the quantum processor, the quantum-classical interface, and the classical layer can all, in principle, be manufactured using complementary metal-oxide semiconductor (CMOS) technology, creating an opportunity to move from distributed quantum-classical systems to integrated quantum computing solutions. Here, we review the state-of-the-art in spin-based quantum computing in silicon and present different approaches to help scale the technology using CMOS technology. We discuss the use of industry-manufactured silicon devices as the basic qubit element and present radio-frequency reflectometry techniques for fast high-fidelity spin readout. Finally, we show how quantum-classical co-integration can enable large-scale control and readout via frequency- and time-domain multiplexing.

IEEE International Conference on Electronics, Circuits and Systems (ICECS)•Oct 24, 2022•2 citations

Silicon Based Quantum Computing

M. Vinet

International Conference on Solid State Devices and Materials (SSDM)•Sep 7, 2021•0 citations

Scaling silicon-based quantum computing using CMOS technology: State-of-the-art, Challenges and Perspectives

M. Fernando González-Zalba, Silvano De Franceschi, Edoardo Charbon A +3 more

Complementary metal-oxide semiconductor (CMOS) technology has radically reshaped the world by taking humanity to the digital age. Cramming more transistors into the same physical space has enabled an exponential increase in computational performance, a strategy that has been recently hampered by the increasing complexity and cost of miniaturization. To continue achieving significant gains in computing performance, new computing paradigms, such as quantum computing, must be developed. However, finding the optimal physical system to process quantum information, and scale it up to the large number of qubits necessary to build a general-purpose quantum computer, remains a significant challenge. Recent breakthroughs in nanodevice engineering have shown that qubits can now be manufactured in a similar fashion to silicon field-effect transistors, opening an opportunity to leverage the know-how of the CMOS industry to address the scaling challenge. In this article, we focus on the analysis of the scaling prospects of quantum computing systems based on CMOS technology.

arXiv:2011.11753•Nov 23, 2020•5 citations

Research and Development in Silicon-based Quantum Computers

Takahiro Mori

The Japan Society of Applied Physics•Jan 28, 2020•0 citations

From the Quantum Moore's Law toward Silicon Based Universal Quantum Computing

Enrico Prati, Davide Rotta, Fabio Sebastiano +1 more

Forthcoming CMOS technology nodes are in principle sufficient for achieving both the quantum information density and the speed that are critical for error-free logical qubits. Using data from the roadmap for semiconductor devices from ITRS and IEDM, we applied the standard CMOS design rules to a universal set of quantum logic gates to control silicon qubits. We consequently obtain a scaling law for quantum information density for Steane code, concatenated codes, and surface code, which represent the quantum information equivalent of Moore's law in terms of density scaling per node. By imposing the constraints due to both quantum error correction and the intrinsic operation speed limitation of a physical silicon qubit, we determine that technology nodes below 14 nm can in principle support error-free logical qubits manipulated at GHz frequency. We review the current state-of- the-art of silicon technology to assess the performance of different silicon qubit architectures based on CMOS single donors and double quantum dot devices. Our analysis demonstrates that silicon technology is compatible with the scalability requirements imposed by quantum error correction architectures for universal quantum computing. Such considerations provide a benchmark for the development of a silicon-based quantum computer and a general guideline for other quantum technology platforms.

IEEE International Conference on Rebooting Computing (ICRC)•Nov 1, 2017•9 citations
As quantum processors grow in complexity, the focus is shifting towards the scaling of the entire quantum computing system, including the quantum hardware but as well the classical support electronics. Silicon-based quantum computing offers the enticing possibility that the quantum processor, the quantum-classical interface, and the classical layer can all, in principle, be manufactured using complementary metal-oxide semiconductor (CMOS) technology, creating an opportunity to move from distributed quantum-classical systems to integrated quantum computing solutions. Here, we review the state-of-the-art in spin-based quantum computing in silicon and present different approaches to help scale the technology using CMOS technology. We discuss the use of industry-manufactured silicon devices as the basic qubit element and present radio-frequency reflectometry techniques for fast high-fidelity spin readout. Finally, we show how quantum-classical co-integration can enable large-scale control and readout via frequency- and time-domain multiplexing.
Complementary metal-oxide semiconductor (CMOS) technology has radically reshaped the world by taking humanity to the digital age. Cramming more transistors into the same physical space has enabled an exponential increase in computational performance, a strategy that has been recently hampered by the increasing complexity and cost of miniaturization. To continue achieving significant gains in computing performance, new computing paradigms, such as quantum computing, must be developed. However, finding the optimal physical system to process quantum information, and scale it up to the large number of qubits necessary to build a general-purpose quantum computer, remains a significant challenge. Recent breakthroughs in nanodevice engineering have shown that qubits can now be manufactured in a similar fashion to silicon field-effect transistors, opening an opportunity to leverage the know-how of the CMOS industry to address the scaling challenge. In this article, we focus on the analysis of the scaling prospects of quantum computing systems based on CMOS technology.
Forthcoming CMOS technology nodes are in principle sufficient for achieving both the quantum information density and the speed that are critical for error-free logical qubits. Using data from the roadmap for semiconductor devices from ITRS and IEDM, we applied the standard CMOS design rules to a universal set of quantum logic gates to control silicon qubits. We consequently obtain a scaling law for quantum information density for Steane code, concatenated codes, and surface code, which represent the quantum information equivalent of Moore's law in terms of density scaling per node. By imposing the constraints due to both quantum error correction and the intrinsic operation speed limitation of a physical silicon qubit, we determine that technology nodes below 14 nm can in principle support error-free logical qubits manipulated at GHz frequency. We review the current state-of- the-art of silicon technology to assess the performance of different silicon qubit architectures based on CMOS single donors and double quantum dot devices. Our analysis demonstrates that silicon technology is compatible with the scalability requirements imposed by quantum error correction architectures for universal quantum computing. Such considerations provide a benchmark for the development of a silicon-based quantum computer and a general guideline for other quantum technology platforms.