Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

電子情報通信学会技術研究報告. SCE, 超伝導エレクトロニクス

Invited: RSFQ technologies for very high end computing (超伝導エレクトロニクス)

J.W. Spargo

Published Oct 23, 2008• 0 citations
OpenAlex

Related papers

Invited: SFQ technology developments in NEDO next-generation high-efficiency network device project (超伝導エレクトロニクス)

Mitsuo Hidaka

電子情報通信学会技術研究報告. SCE, 超伝導エレクトロニクス•Oct 23, 2008•0 citations

RSFQ TECHNOLOGY: CIRCUITS AND SYSTEMS

DARREN K. BROCK

Selected topics in electornics and systems•Apr 1, 2001•4 citations

RSFQ TECHNOLOGY: PHYSICS AND DEVICES

P. Bunyk, Konstantin K. Likharev, Dmitry Y. Zinoviev

Selected topics in electornics and systems•Apr 1, 2001•9 citations

Asynchronous circuits and systems in superconducting RSFQ digital technology

Z.J. Deng, Nobuyuki Yoshikawa, J. Tierno +2 more

Superconductive Rapid Single Flux Quantum (RSFQ) logic and memory, in which ones and zeros are represented by the presence or absence within a timing window of quantized picosecond voltage pulse (/spl int/v(t)dt=h/2e=2.07 mV/spl middot/ps), corresponding to one SFQ, can be integrated into a digital computing system with an operating rate of several tens of GHz, based on the present Nb Josephson junction integrated circuit technology. It is the most promising technology beyond semiconductor transistors for low-power high-end computation. However, as the operating speed of circuits and systems increase, timing uncertainty from fabrication process variations makes global synchronization very hard. In this paper, we present a globally asynchronous, locally synchronous timing methodology for RSFQ digital design, which can solve the global synchronization problem. We also demonstrate the recent experimental results of some asynchronous circuits and systems implemented in RSFQ technology. Several key components such as a self-timed shift register, a self-timed demultiplexor, a Muller-C element, a completion detector, and a clock generator have been designed and tested. High speed operation has been confirmed up to 20 Gb/s for a prototype data buffer system, which consists two self-timed shift registers and an on-chip 5-38 GHz clock generator.

IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)•Nov 27, 2002•7 citations

RSFQ: The fastest digital technology

K. K. Likharev

IEEE Workshop on Low Temperature Electronics (WOLTE)•Jan 1, 2002•1 citation

Development and test of a fast RSFQ-CMOS interface

Thomas Ortlepp, Bjoern Ebert, Friedrich Uhlmann +6 more

•Sep 23, 2007•0 citations
Superconductive Rapid Single Flux Quantum (RSFQ) logic and memory, in which ones and zeros are represented by the presence or absence within a timing window of quantized picosecond voltage pulse (/spl int/v(t)dt=h/2e=2.07 mV/spl middot/ps), corresponding to one SFQ, can be integrated into a digital computing system with an operating rate of several tens of GHz, based on the present Nb Josephson junction integrated circuit technology. It is the most promising technology beyond semiconductor transistors for low-power high-end computation. However, as the operating speed of circuits and systems increase, timing uncertainty from fabrication process variations makes global synchronization very hard. In this paper, we present a globally asynchronous, locally synchronous timing methodology for RSFQ digital design, which can solve the global synchronization problem. We also demonstrate the recent experimental results of some asynchronous circuits and systems implemented in RSFQ technology. Several key components such as a self-timed shift register, a self-timed demultiplexor, a Muller-C element, a completion detector, and a clock generator have been designed and tested. High speed operation has been confirmed up to 20 Gb/s for a prototype data buffer system, which consists two self-timed shift registers and an on-chip 5-38 GHz clock generator.