Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

International Journal of Theoretical Physics

Quantum Matrix Multiplier

Hong Li, Nan Jiang, Zichen Wang, Jian Wang, Ri‐Gui Zhou

Published Jun 1, 2021• 14 citations
Publisher
DOI
10.1007/s10773-021-04816-x

Related papers

The multiplier based on quantum Fourier transform

AnQi Zhang, Xuemei Wang, Shengmei Zhao

CCF Transactions on High Performance Computing•Jul 20, 2020•3 citations

32-Bit 4 × 4 Bit-Slice RSFQ Matrix Multiplier

Guang-Ming Tang, Pei-Yao Qu, Xiaochun Ye +2 more

A 32-bit 4 × 4 bit-slice rapid single-flux-quantum (RSFQ) matrix multiplier is proposed. The multiplier mainly consists of bit-slice multipliers and bit-slice adders. The multiplication of unsigned integer matrices is implemented by control signals. The matrix multiplier used synchronous concurrent-flow clocking. The results show that a 16-bit bit-slice processing has the least latency at 10 GHz.

IEEE Transactions on Applied Superconductivity•May 18, 2018•8 citations

Stochastic matrix multiplier using superconductor single-flux-quantum circuit

Yuki Yamanashi, Hijiri Okumura, Nobuyuki Yoshikawa

Abstract A superconducting single-flux-quantum (SFQ) circuit is suitable for stochastic computation that represents information in terms of the probability of ‘1’s in a finite-bit-length number train, due to its high-speed operation. In this paper, we demonstrate a matrix multiplier based on the SFQ logic circuits and superconductive random number generators (SRNGs). The stochastic multiplier required for the matrix product calculation is implemented using an AND gate. The stochastic adder is implemented by a multiplexer where the random number train generated by the SRNG is utilized as a control signal. We implemented 2 × 2 matrix multiplier targeting a frequency of 50 GHz, using the 10 kA cm −2 Nb 4-layer superconductor circuit fabrication process. Numerical calculation results show that the designed stochastic matrix multiplier can multiply with a computational error of 1.12% when the input stochastic numbers are 1000-bit number trains. In the measurements, the input stochastic numbers were also generated by SRNGs, and the operation of the test circuit was verified. We experimentally demonstrated the correct operation of the matrix multiplier, and the obtained calculation errors agreed with theoretical values. To the best of our knowledge, this is the first demonstration of stochastic arithmetic operation using SFQ circuits.

Superconductor Science and Technology•Oct 7, 2024•7 citations

Quantum matrix elements

William Martin McClain

Springer eBooks•Jan 1, 2009•0 citations

Quantum Transition Matrix

WORLD SCIENTIFIC eBooks•Aug 1, 2024•0 citations

Harnessing OVMMs for quantum algorithms: an approach employing Gaussian modes

Mwezi Koni, Hadrian Bezuidenhout, Andrew Forbes +1 more

Optical Vector Matrix Multipliers (OVMMs) offer a promising avenue for accelerating computations due to their inherent parallelism. However, their integration with quantum algorithms remains unexplored. Here, we present the implementation of a quantum algorithm, the Deutsch-Josza algorithm, on an OVMM.

Liquid Crystals Optics and Photonic Devices•Jun 18, 2024•0 citations
Abstract A superconducting single-flux-quantum (SFQ) circuit is suitable for stochastic computation that represents information in terms of the probability of ‘1’s in a finite-bit-length number train, due to its high-speed operation. In this paper, we demonstrate a matrix multiplier based on the SFQ logic circuits and superconductive random number generators (SRNGs). The stochastic multiplier required for the matrix product calculation is implemented using an AND gate. The stochastic adder is implemented by a multiplexer where the random number train generated by the SRNG is utilized as a control signal. We implemented 2 × 2 matrix multiplier targeting a frequency of 50 GHz, using the 10 kA cm −2 Nb 4-layer superconductor circuit fabrication process. Numerical calculation results show that the designed stochastic matrix multiplier can multiply with a computational error of 1.12% when the input stochastic numbers are 1000-bit number trains. In the measurements, the input stochastic numbers were also generated by SRNGs, and the operation of the test circuit was verified. We experimentally demonstrated the correct operation of the matrix multiplier, and the obtained calculation errors agreed with theoretical values. To the best of our knowledge, this is the first demonstration of stochastic arithmetic operation using SFQ circuits.