© 2026 Aqora Quantum S.A.S.

Terms Privacy Legal Notice

IEICE Technical Report; IEICE Tech. Rep.

Simulation and Experimental Evaluation of Bit Error Rates of Adiabatic Quantum Flux Parametron Circuits Including Thermal Noises

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi, Yoshikawa Nobuyuki

Published Jan 9, 2020• 0 citations

Related papers

Experimental Evaluation of Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits Considering Gate-to-Gate Interconnection

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

The Japan Society of Applied Physics•Jan 28, 2020•0 citations

Evaluation of Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits Considering Gate-to-Gate Interconnection

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

The Japan Society of Applied Physics•Jul 10, 2019•0 citations

Experimental Evaluation of Relationship between Gate-to-Gate Interconnection and Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

IEICE Technical Report; IEICE Tech. Rep.•Aug 26, 2020•0 citations

Evaluating bit error rate of adiabatic quantum flux parametron circuit considering gate-to-gate interconnection

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

IEICE Technical Report; IEICE Tech. Rep.•Aug 2, 2019•0 citations

Evaluation of Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits Considering Critical Current Value of Josephson Junction

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

The Japan Society of Applied Physics•Jul 9, 2020•0 citations

Design and Evaluation of Interface Circuit between Single Flux Quantum and Adiabatic Quantum Flux Parametron Circuits

Fumihiro China

The Japan Society of Applied Physics•Feb 6, 2015•0 citations