Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEICE Technical Report; IEICE Tech. Rep.

Influence of flux-trapping in 10k gate-scale Adiabatic-Quantum-Flux-Parametron circuits

Tatsuya Narama, Naoki Takeuchi, Ortlepp Thomas, Yuki Yamanashi, Yoshikawa Nobuyuki

Published Jul 28, 2015• 0 citations
OpenAlex

Related papers

Low-speed Demonstration of 10,000-Gate Adiabatic Quantum Flux Parametron Circuits

Tatsuya Narama

The Japan Society of Applied Physics•Feb 6, 2015•0 citations

Evaluation of Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits Considering Gate-to-Gate Interconnection

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

The Japan Society of Applied Physics•Jul 10, 2019•0 citations

Experimental Evaluation of Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits Considering Gate-to-Gate Interconnection

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

The Japan Society of Applied Physics•Jan 28, 2020•0 citations

Design of the Interface between Adiabatic Quantum Flux Parametron Circuits and Single Flux Quantum Circuits

Yuichi Yamazaki, Taiki Yamae, Naoki Takeuchi

The Japan Society of Applied Physics•Jul 10, 2019•0 citations

Experimental Evaluation of Relationship between Gate-to-Gate Interconnection and Bit Error Rate of Adiabatic Quantum Flux Parametron Circuits

Daiki Ito, Naoki Takeuchi, Yuki Yamanashi +1 more

IEICE Technical Report; IEICE Tech. Rep.•Aug 26, 2020•0 citations

Design and Evaluation of Interfaces between Adiabatic Quantum Flux Parametron Circuits and Rapid Single Flux Quantum Circuits

Yuichi Yamazaki, Naoki Takeuchi, Yoshikawa Nobuyuki

IEICE Technical Report; IEICE Tech. Rep.•Jan 9, 2020•0 citations