Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEICE Technical Report; IEICE Tech. Rep.

RSFQ LSI circuit design approach

Irina Kataeva, Samuel Intiso, E. Tolkacheva, Anna Kidiyarova-Shevchenko

Published Oct 26, 2006• 0 citations
OpenAlex

Related papers

A Cell-Based Design Approach for RSFQ Circuits

Junichi Koshiyama, Nobuyuki Yoshikawa

•Oct 29, 1999•1 citation

Design of HTS RSFQ circuits

Hannes Toepfer, Thomas Ortlepp, Hermann F. Uhlmann +2 more

Physica C Superconductivity•Jun 30, 2003•10 citations

Transformation-Based Logic Design for RSFQ Logic Circuits

Shigeru Yamashita, Katsunori Tanaka, Hideyuki Takada

Distributed Computing•Dec 2, 2004•0 citations

Design aspects of complex asynchronous RSFQ digital circuits

Boyko Dimov, Valeri Mladenov, Valery Todorov +2 more

CD-ROM-Ausg.:#R#<br/>Information technology and electrical engineering - devices and systems, materials and technologies for the future : 51. IWK, Internationales Wissenschaftliches Kolloquium ; proceedings ; 11 - 15 September 2006 / Faculty of Electrical and Information Technology, Technische Universität Ilmenau. - Ilmenau : Verl. ISLE, 2006. - ISBN 3-938843-16-0•Jun 24, 2009•1 citation

Design methodologies for mixed-signal multi-gigahertz RSFQ circuits

DARREN K. BROCK

•Jan 1, 1997•0 citations

ERSFQ 8-Bit Parallel Adders as a Process Benchmark

Alex F. Kirichenko, I. V. Vernik, John A. Vivalda +2 more

We have designed and demonstrated two versions of an ERSFQ 8-bit parallel adder. ERSFQ is a resistor-free approach to dc biasing of Single Flux Quantum circuits that dissipates orders of magnitude less power than a traditional RSFQ logic while operating and has zero dissipation in inactive mode. The adders were designed for and fabricated with various fabrication processes, including HYPRES's 1.0-μm 4-layer 4.5 kA/cm2process, HYPRES's 0.25-μm 4-layer 4.5 kA/cm2process, HYPRES's 0.25-μm 6-layer 4.5 kA/cm2planarized process, and MIT Lincoln Lab's 0.25-μm 4-layer 10 kA/cm2process. These circuits serve as a good LSI fabrication process benchmark. We describe design and report on test results of all versions of the adder.

IEEE Transactions on Applied Superconductivity•Nov 20, 2014•37 citations
We have designed and demonstrated two versions of an ERSFQ 8-bit parallel adder. ERSFQ is a resistor-free approach to dc biasing of Single Flux Quantum circuits that dissipates orders of magnitude less power than a traditional RSFQ logic while operating and has zero dissipation in inactive mode. The adders were designed for and fabricated with various fabrication processes, including HYPRES's 1.0-μm 4-layer 4.5 kA/cm2process, HYPRES's 0.25-μm 4-layer 4.5 kA/cm2process, HYPRES's 0.25-μm 6-layer 4.5 kA/cm2planarized process, and MIT Lincoln Lab's 0.25-μm 4-layer 10 kA/cm2process. These circuits serve as a good LSI fabrication process benchmark. We describe design and report on test results of all versions of the adder.