Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Adiabatic ION Shuttling Protocols in Outer-Segmented-Electrode Surface ION Traps

Altaf Hussain Nizamani, Bilal Rasool, Muhammad Tahir, Nek Muhammad Shaikh, Hussain Saleem

Published Jan 1, 2013• 1 citation
OpenAlex

Related papers

Fast ion shuttling methods for segmented ion traps

Ludwig E. de Clercq, Joseba Alonso, Matteo Fadel +8 more

Bulletin of the American Physical Society•Jun 4, 2013•0 citations

Study on Shuttling of Five-Wire Trap in Surface Electrode Ion Trap

天杨 胡

Modeling and Simulation•Jan 1, 2023•0 citations

Toolchain for shuttling trapped-ion qubits in segmented traps

Andreas Conta, Santiago Bogino, Frodo Köhncke +2 more

Scalable trapped-ion quantum computing requires fast and reliable transport of ions through complex, segmented radiofrequency trap architectures without inducing excessive motional excitation. We present a numerical toolchain for the systematic generation of time-dependent electrode voltages enabling fast, low-excitation ion shuttling in segmented radiofrequency traps. Based on a model of the trap electrode geometry, the framework combines an electrostatic field solver, efficient unconstrained optimization, waveform postprocessing, and dynamical simulations of ion motion to compute voltage waveforms that realize prescribed transport trajectories while respecting experimental constraints such as voltage limits and bandwidth. The toolchain supports arbitrary trap geometries, including junctions and multi-zone layouts, and allows for the flexible incorporation of optimization objectives. We provide a detailed assessment of the accuracy of the framework by investigating its numerical stability and by comparing measured and predicted secular frequencies. The framework is optimized for numerical performance, enabling rapid numerical prototyping of trap architectures of increasing complexity. As application examples, we apply the framework to the transport of a potential well along a linear, uniformly segmented trap, and we compute a solution for shuttling a potential well around the corner of an X-type trap junction. The presented approach provides an extensible and highly efficient numerical foundation for designing and validating transport protocols in current and next-generation trapped-ion processors.

quant-pharXiv:2601.08495•Jan 14, 2026•0 citations

Toolchain for shuttling trapped-ion qubits in segmented traps

Andreas Conta, Santiago Bogino, F. Köhncke +2 more

Scalable trapped-ion quantum computing requires fast and reliable transport of ions through complex, segmented radiofrequency trap architectures without inducing excessive motional excitation. We present a numerical toolchain for the systematic generation of time-dependent electrode voltages enabling fast, low-excitation ion shuttling in segmented radiofrequency traps. Based on a model of the trap electrode geometry, the framework combines an electrostatic field solver, efficient unconstrained optimization, waveform postprocessing, and dynamical simulations of ion motion to compute voltage waveforms that realize prescribed transport trajectories while respecting experimental constraints, such as voltage limits and bandwidth. The toolchain supports arbitrary trap geometries, including junctions and multi-zone layouts, and allows for the flexible incorporation of optimization objectives. We provide a detailed assessment of the accuracy of the framework by investigating its numerical stability and by comparing measured and predicted secular frequencies. The framework is optimized for numerical performance, enabling rapid numerical prototyping of trap architectures of increasing complexity. As application examples, we apply the framework to the transport of a potential well along a linear, uniformly segmented trap, and we compute a solution for shuttling a potential well around the corner of an X-type trap junction. The presented approach provides an extensible and highly efficient numerical foundation for designing and validating transport protocols in current and next-generation trapped-ion processors.

AVS Quantum Science•May 12, 2026•0 citations

Surface-electrode ion trap development

Timur Abbasov, Sergei A. Zibrov, I. Sherstov

Письма в Журнал экспериментальной и теоретической физики•Dec 15, 2023•0 citations

Phoenix and Peregrine Ion Traps

Melissa Revelle

The Phoenix and Peregrine ion traps are micro-fabricated surface-electrode ion traps based on silicon technology. Both are linear traps using a symmetric 6-rail design with segmented inner and outer control electrodes. The traps are fabricated on Sandia's High Optical Access (HOA) platform to provide good optical access skimming the trap surface. They are packaged in custom ceramic pin or land grid array packages using a 2.54 mm pitch. The Peregrine trap is a surface trap with all electrodes in one plane. The Phoenix trap has the same layout, but with a central through-substrate slot and its inner control electrodes are at a lower metal level. Both traps provide means to measure the substrate temperature and to heat the device by means of integrated aluminum and tungsten wires.

arXiv:2009.02398•Sep 4, 2020•13 citations
Scalable trapped-ion quantum computing requires fast and reliable transport of ions through complex, segmented radiofrequency trap architectures without inducing excessive motional excitation. We present a numerical toolchain for the systematic generation of time-dependent electrode voltages enabling fast, low-excitation ion shuttling in segmented radiofrequency traps. Based on a model of the trap electrode geometry, the framework combines an electrostatic field solver, efficient unconstrained optimization, waveform postprocessing, and dynamical simulations of ion motion to compute voltage waveforms that realize prescribed transport trajectories while respecting experimental constraints such as voltage limits and bandwidth. The toolchain supports arbitrary trap geometries, including junctions and multi-zone layouts, and allows for the flexible incorporation of optimization objectives. We provide a detailed assessment of the accuracy of the framework by investigating its numerical stability and by comparing measured and predicted secular frequencies. The framework is optimized for numerical performance, enabling rapid numerical prototyping of trap architectures of increasing complexity. As application examples, we apply the framework to the transport of a potential well along a linear, uniformly segmented trap, and we compute a solution for shuttling a potential well around the corner of an X-type trap junction. The presented approach provides an extensible and highly efficient numerical foundation for designing and validating transport protocols in current and next-generation trapped-ion processors.
Scalable trapped-ion quantum computing requires fast and reliable transport of ions through complex, segmented radiofrequency trap architectures without inducing excessive motional excitation. We present a numerical toolchain for the systematic generation of time-dependent electrode voltages enabling fast, low-excitation ion shuttling in segmented radiofrequency traps. Based on a model of the trap electrode geometry, the framework combines an electrostatic field solver, efficient unconstrained optimization, waveform postprocessing, and dynamical simulations of ion motion to compute voltage waveforms that realize prescribed transport trajectories while respecting experimental constraints, such as voltage limits and bandwidth. The toolchain supports arbitrary trap geometries, including junctions and multi-zone layouts, and allows for the flexible incorporation of optimization objectives. We provide a detailed assessment of the accuracy of the framework by investigating its numerical stability and by comparing measured and predicted secular frequencies. The framework is optimized for numerical performance, enabling rapid numerical prototyping of trap architectures of increasing complexity. As application examples, we apply the framework to the transport of a potential well along a linear, uniformly segmented trap, and we compute a solution for shuttling a potential well around the corner of an X-type trap junction. The presented approach provides an extensible and highly efficient numerical foundation for designing and validating transport protocols in current and next-generation trapped-ion processors.
The Phoenix and Peregrine ion traps are micro-fabricated surface-electrode ion traps based on silicon technology. Both are linear traps using a symmetric 6-rail design with segmented inner and outer control electrodes. The traps are fabricated on Sandia's High Optical Access (HOA) platform to provide good optical access skimming the trap surface. They are packaged in custom ceramic pin or land grid array packages using a 2.54 mm pitch. The Peregrine trap is a surface trap with all electrodes in one plane. The Phoenix trap has the same layout, but with a central through-substrate slot and its inner control electrodes are at a lower metal level. Both traps provide means to measure the substrate temperature and to heat the device by means of integrated aluminum and tungsten wires.