Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

IEICE Technical Report; IEICE Tech. Rep.

Ultra-low-power adiabatic superconducting integrated circuits

Nobuyuki Yoshikawa

Published Jan 23, 2017• 0 citations
OpenAlex

Related papers

Ultra-Low-Power Superconducting Logic Circuits using Adiabatic Quantum Flux Parametron

Yoshikawa Nobuyuki, Dan Ozawa, Kohei Ehara +1 more

IEICE Technical Report; IEICE Tech. Rep.•Jul 6, 2011•0 citations

Ultra-Low-Power Superconducting Logic Devices using Adiabatic Quantum Flux Parametron

Nobuyuki Yoshikawa, Dan Ozawa, Yuki Yamanashi

International Conference on Solid State Devices and Materials (SSDM)•Sep 30, 2011•14 citations

Research Progress of Low-power Superconducting Integrated Circuits

Yuki Yamanashi, Naoki Takeuchi, Nobuyuki Yoshikawa

Recently, several new ultra-low-power superconducting circuits, which can contribute to drastic improvement of power efficiency of information processing, have been proposed and implemented. These power-efficient superconducting circuits can be divided into dc-biased and ac-biased circuits. This paper overviews the current status of the development of power-efficient superconducting digital circuit technologies mentioning our researches mainly. Moreover, hybridization of dc-biased and ac-biased superconducting circuits is discussed for building low-power and high-performance digital information processing systems.

IEEJ Transactions on Fundamentals and Materials•Jan 1, 2016•1 citation

Superconducting Integrated Circuits

Thomas Y. Hsiang

Elsevier eBooks•Jan 1, 1985•1 citation

An adiabatic quantum flux parametron as an ultra-low-power logic device

Naoki Takeuchi, Dan Ozawa, Yuki Yamanashi +1 more

Ultra-low-power adiabatic quantum flux parametron (QFP) logic is investigated since it has the potential to reduce the bit energy per operation to the order of the thermal energy. In this approach, nonhysteretic QFPs are operated slowly to prevent nonadiabatic energy dissipation occurring during switching events. The designed adiabatic QFP gate is estimated to have a dynamic energy dissipation of 12% of I c Φ 0 for a rise/fall time of 1000 ps. It can be further reduced by reducing circuit inductances. Three stages of adiabatic QFP NOT gates were fabricated using a Nb Josephson integrated circuit process and their correct operation was confirmed.

Superconductor Science and Technology•Jan 28, 2013•347 citations

High-Temperature Superconducting Digital Circuits

Mutuso Hidaka

•May 6, 2003•0 citations
Recently, several new ultra-low-power superconducting circuits, which can contribute to drastic improvement of power efficiency of information processing, have been proposed and implemented. These power-efficient superconducting circuits can be divided into dc-biased and ac-biased circuits. This paper overviews the current status of the development of power-efficient superconducting digital circuit technologies mentioning our researches mainly. Moreover, hybridization of dc-biased and ac-biased superconducting circuits is discussed for building low-power and high-performance digital information processing systems.
Ultra-low-power adiabatic quantum flux parametron (QFP) logic is investigated since it has the potential to reduce the bit energy per operation to the order of the thermal energy. In this approach, nonhysteretic QFPs are operated slowly to prevent nonadiabatic energy dissipation occurring during switching events. The designed adiabatic QFP gate is estimated to have a dynamic energy dissipation of 12% of I c Φ 0 for a rise/fall time of 1000 ps. It can be further reduced by reducing circuit inductances. Three stages of adiabatic QFP NOT gates were fabricated using a Nb Josephson integrated circuit process and their correct operation was confirmed.