Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Fortschritte der Physik

Programmable Quantum Gate Arrays

Mark S. Hillery, Vladimír Bužek, Mário Ziman

Published Oct 1, 2001• 16 citations
Publisher

Abstract

We present a probabilistic quantum processor for qubits. The processor itself is represented by a fixed array of gates. The input of the processor is constituted by two registers. In the program register the set of instructions (program) is encoded. This program is applied to the data register. The processor we present can perform any operation on a single qubit with a certain probability. If the operation is unitary, the probability is in general 1/4, but for more restricted sets of operators the probability can be higher.

DOI
10.1002/1521-3978(200110)49:10/11<987::aid-prop987>3.0.co;2-s

Related papers

Probabilistic implementation of universal quantum processors

Mark S. Hillery, Vladimír Bužek, Mário Ziman

We present a probabilistic quantum processor for qudits on a single qudit of dimension N. The processor itself is represented by a fixed array of gates. The input of the processor consists of two registers. In the program register the set of instructions (program) is encoded. This program is applied to the data register. The processor can perform any operation on a single qudit of dimension N with a certain probability. For a general unitary operation, the probability is ${1/N}^{2},$ but for more restricted sets of operators the probability can be higher. In fact, this probability can be independent of the dimension of the qudit Hilbert space of the qudit under some conditions.

arXiv:quant-ph/0106088•Physical Review A•Jan 3, 2002•79 citations

REALIZATION OF UNITARY MAPS VIA PROBABILISTIC PROGRAMMABLE QUANTUM PROCESSORS

Mário Ziman, Vladimír Bužek

We analyze probabilistic realizations of programmable quantum processors that allow us to realize unitary operations on qubits as well as on qudits. Programmable processors are composed of two inputs — the data register and the program register. In the input state of the program register information about the operation that is supposed to be performed on the data is encoded. At the output of the probabilistic processor a measurement over the program register is performed. An intrinsic property of probabilistic processors is that they sometimes fail, but we know when this happens. We present a complete analysis of two processors: (1) The so-called [Formula: see text] processor that is based on a simple controlled-NOT gate. (2) The so-called [Formula: see text] processor that utilizes the quantum-information-distributor circuit.

International Journal of Quantum Information•Dec 1, 2003•5 citations

Programmable Quantum Gate Arrays

Michael A. Nielsen, Isaac L. Chuang

We show how to construct quantum gate arrays that can be programmed to perform different unitary operations on a data register, depending on the input to some program register. It is shown that a universal quantum gate array---a gate array which can be programmed to perform any unitary operation---exists only if one allows the gate array to operate in a probabilistic fashion. Thus it is not possible to build a fixed, general purpose quantum computer which can be programmed to perform an arbitrary quantum computation.

arXiv:quant-ph/9703032•Physical Review Letters•Jul 14, 1997•378 citations

UNIVERSAL HYBRID QUANTUM PROCESSORS

Alexander Yu. Vlasov

A quantum processor (the programmable gate array) is a quantum network with a ˇxed structure. A space of states is represented as tensor product of data and program registers. Different unitary operations with the data register correspond to ®loaded ¯ programs without any changing or ®tuning¯ of network itself. Due to such property and undesirability of entanglement between program and data registers, universality of quantum processors is subject of rather strong restrictions. Universal ®stochastic¯ quantum gate arrays were developed by different authors. It was also proved, that ®deterministic¯ quantum processors with ˇnite-dimensional space of states may be universal only in approximate sense. In the present paper it is shown that, using hybrid system with continuous and discrete quantum variables, it is possible to suggest a design of strictly universal quantum processors. It is also shown that ®deterministic ¯ limit of speciˇc programmable ®stochastic ¯ U(1) gates (probability of success becomes unit for inˇnite program register), discussed by other authors, may be essentially the same kind of hybrid quantum systems used here.

•Jan 1, 2003•6 citations

Multi-output programmable quantum processor

Ya‐Fei Yu, Jian Feng, Mingsheng Zhan

By combining telecloning and the programmable quantum gate array presented by Nielsen and Chuang [Phys. Rev. Lett. 79, 321 (1997)], we propose a programmable quantum processor which can be programmed to implement a restricted set of operations with several identical data outputs. The outputs are approximately transformed versions of input data. The processor successes with certain probability.

arXiv:quant-ph/0209069•Physical Review A•Nov 19, 2002•21 citations

Implementation of quantum maps by programmable quantum processors

Mark S. Hillery, Mário Ziman, Vladimír Bužek

A quantum processor is a device with a data register and a program register. The input to the program register determines the operation, which is a completely positive linear map, that will be performed on the state in the data register. We develop a mathematical description for these devices, and apply it to several different examples of processors. The problem of finding a processor that will be able to implement a given set of mappings is also examined, and it is shown that, while it is possible to design a finite processor to realize the phase-damping channel, it is not possible to do so for the amplitude-damping channel.

arXiv:quant-ph/0205050•Physical Review A•Oct 4, 2002•40 citations
We present a probabilistic quantum processor for qubits. The processor itself is represented by a fixed array of gates. The input of the processor is constituted by two registers. In the program register the set of instructions (program) is encoded. This program is applied to the data register. The processor we present can perform any operation on a single qubit with a certain probability. If the operation is unitary, the probability is in general 1/4, but for more restricted sets of operators the probability can be higher.
We present a probabilistic quantum processor for qudits on a single qudit of dimension N. The processor itself is represented by a fixed array of gates. The input of the processor consists of two registers. In the program register the set of instructions (program) is encoded. This program is applied to the data register. The processor can perform any operation on a single qudit of dimension N with a certain probability. For a general unitary operation, the probability is 1/N2,{1/N}^{2},1/N2, but for more restricted sets of operators the probability can be higher. In fact, this probability can be independent of the dimension of the qudit Hilbert space of the qudit under some conditions.
We analyze probabilistic realizations of programmable quantum processors that allow us to realize unitary operations on qubits as well as on qudits. Programmable processors are composed of two inputs — the data register and the program register. In the input state of the program register information about the operation that is supposed to be performed on the data is encoded. At the output of the probabilistic processor a measurement over the program register is performed. An intrinsic property of probabilistic processors is that they sometimes fail, but we know when this happens. We present a complete analysis of two processors: (1) The so-called [Formula: see text] processor that is based on a simple controlled-NOT gate. (2) The so-called [Formula: see text] processor that utilizes the quantum-information-distributor circuit.
We show how to construct quantum gate arrays that can be programmed to perform different unitary operations on a data register, depending on the input to some program register. It is shown that a universal quantum gate array---a gate array which can be programmed to perform any unitary operation---exists only if one allows the gate array to operate in a probabilistic fashion. Thus it is not possible to build a fixed, general purpose quantum computer which can be programmed to perform an arbitrary quantum computation.
A quantum processor (the programmable gate array) is a quantum network with a ˇxed structure. A space of states is represented as tensor product of data and program registers. Different unitary operations with the data register correspond to ®loaded ¯ programs without any changing or ®tuning¯ of network itself. Due to such property and undesirability of entanglement between program and data registers, universality of quantum processors is subject of rather strong restrictions. Universal ®stochastic¯ quantum gate arrays were developed by different authors. It was also proved, that ®deterministic¯ quantum processors with ˇnite-dimensional space of states may be universal only in approximate sense. In the present paper it is shown that, using hybrid system with continuous and discrete quantum variables, it is possible to suggest a design of strictly universal quantum processors. It is also shown that ®deterministic ¯ limit of speciˇc programmable ®stochastic ¯ U(1) gates (probability of success becomes unit for inˇnite program register), discussed by other authors, may be essentially the same kind of hybrid quantum systems used here.
A quantum processor is a device with a data register and a program register. The input to the program register determines the operation, which is a completely positive linear map, that will be performed on the state in the data register. We develop a mathematical description for these devices, and apply it to several different examples of processors. The problem of finding a processor that will be able to implement a given set of mappings is also examined, and it is shown that, while it is possible to design a finite processor to realize the phase-damping channel, it is not possible to do so for the amplitude-damping channel.