Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Chinese Physics Letters

Surface Planar Ion Chip for Linear Radio-Frequency Paul Traps

Jinyin Wan, Qu Qiu-Zhi, Zichao Zhou, Xiaolin Li, Wang Yu-Zhu, Liang Liu

Published May 1, 2007• 4 citations
Publisher

Abstract

We propose a surface planar ion chip which forms a linear radio frequency Paul ion trap. The electrodes reside in the two planes of a chip, and the trap axis is located above the chip surface. Its electric field and potential distribution are similar to the standard linear radio frequency Paul ion trap. This ion trap geometry may be greatly meaningful for quantum information processing.

DOI
10.1088/0256-307x/24/5/031

Related papers

Surface-electrode architecture for ion-trap quantum information processing

John Chiaverini, R. B. Blakestad, J. Britton +5 more

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on the order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

Quantum Information and Computation•Sep 1, 2005•145 citations

Surface-Electrode Architecture for Ion-Trap Quantum Information Processing

John Chiaverini, R. B. Blakestad, J. Britton +5 more

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

arXiv:quant-ph/0501147•Jan 25, 2005•5 citations

Surface-electrode architecture for ion-trap quantum information processing

John Chiaverini, R. B. Blakestad, J. Britton +5 more

We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.

Quantum Information and Computation•Sep 1, 2005•195 citations

TWO-DIMENSIONAL ARRAY OF ION TRAPS ON A PLANAR CHIP

Jinyin Wan, Yuzhu Wang, Liang Liu

We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.

Modern Physics Letters B•Jan 10, 2009•1 citation

Planar ion chip design for scalable quantum information processing

Jinyin Wan, Wang Yu-Zhu, Liang Liu

We investigate a planar ion chip design with a two-dimensional array of linear ion traps for scalable quantum information processing. Qubits are formed from the internal electronic states of trapped 40 Ca + ions. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate separately, a combination of appropriate rf and DC potentials is applied to them for stable ion confinement. Every two adjacent electrodes can generate a linear ion trap in and between the electrodes above the chip at a distance dependent on the geometrical scale and other considerations. The potential distributions are calculated by using a static electric field qualitatively. This architecture provides a conceptually simple avenue to achieving the microfabrication and large-scale quantum computation based on the arrays of trapped ions.

Chinese Physics B•Oct 1, 2008•4 citations

Surface trap with dc-tunable ion-electrode distance

Da An, Clemens Matthiesen, Ahmed Abdelrahman +5 more

We describe the design, fabrication, and operation of a novel surface-electrode Paul trap that produces a radio-frequency-null along the axis perpendicular to the trap surface. This arrangement enables control of the vertical trapping potential and consequentially the ion-electrode distance via dc-electrodes only. We demonstrate the confinement of single 40Ca+ ions at heights between 50 μm and 300 μm above planar copper-coated aluminum electrodes. Laser-cooling and coherent operations are performed on both the planar and vertical motional modes. This architecture provides a platform for precision electric-field noise detection and trapping of vertical ion strings without excess micromotion and may have applications for scalable quantum computers with surface ion traps.

arXiv:1807.06043•Review of Scientific Instruments•Sep 1, 2018•13 citations
We propose a surface planar ion chip which forms a linear radio frequency Paul ion trap. The electrodes reside in the two planes of a chip, and the trap axis is located above the chip surface. Its electric field and potential distribution are similar to the standard linear radio frequency Paul ion trap. This ion trap geometry may be greatly meaningful for quantum information processing.
We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on the order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.
We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.
We investigate a surface-mounted electrode geometry for miniature linear radio frequency Paul ion traps. The electrodes reside in a single plane on a substrate, and the pseudopotential minimum of the trap is located above the substrate at a distance on order of the electrodes' lateral extent or separation. This architecture provides the possibility to apply standard microfabrication principles to the construction of multiplexed ion traps, which may be of particular importance in light of recent proposals for large-scale quantum computation based on individual trapped ions.
We investigate a planar ion chip design with a two-dimensional array of linear ion traps for the scalable quantum information processor. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate, a combination of appropriate rf and DC potentials are applied to them for stable ion confinement, and the trap axes are located above the surface at a distance controlled by the electrodes' lateral extent and the substrate's height as discussed. The potential distributions are calculated using static electric field qualitatively. This architecture is conceptually simple and many current microfabrication techniques are feasible for the basic structure. It may provide a promising route for scalable quantum computers.
We investigate a planar ion chip design with a two-dimensional array of linear ion traps for scalable quantum information processing. Qubits are formed from the internal electronic states of trapped 40 Ca + ions. The segmented electrodes reside in a single plane on a substrate and a grounded metal plate separately, a combination of appropriate rf and DC potentials is applied to them for stable ion confinement. Every two adjacent electrodes can generate a linear ion trap in and between the electrodes above the chip at a distance dependent on the geometrical scale and other considerations. The potential distributions are calculated by using a static electric field qualitatively. This architecture provides a conceptually simple avenue to achieving the microfabrication and large-scale quantum computation based on the arrays of trapped ions.
We describe the design, fabrication, and operation of a novel surface-electrode Paul trap that produces a radio-frequency-null along the axis perpendicular to the trap surface. This arrangement enables control of the vertical trapping potential and consequentially the ion-electrode distance via dc-electrodes only. We demonstrate the confinement of single 40Ca+ ions at heights between 50 μm and 300 μm above planar copper-coated aluminum electrodes. Laser-cooling and coherent operations are performed on both the planar and vertical motional modes. This architecture provides a platform for precision electric-field noise detection and trapping of vertical ion strings without excess micromotion and may have applications for scalable quantum computers with surface ion traps.