Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2605.11860

Runtime Calibration as State-Trajectory Feedback Control in Quantum-Classical Workflows

Xiaolong Deng

quant-phcs.ARcs.ETSubmitted May 12, 2026• Announced May 13, 2026• 0 citations
arXivHTMLPDF

Abstract

In superconducting devices running variational workloads, gate and readout fidelities drift on hour timescales, while existing runtime schedulers treat backend quality as static. The temporal dimension of calibration remains unresolved. We formulate runtime calibration as a state-trajectory feedback-control problem under a fixed wall-clock budget, and investigate whether spending time on calibration now can improve the future optimization trajectory. Calibration quality proxy is represented as a drifting equivalent-age state, recovery action is modeled as costly state reset, and policies are evaluated by time-integrated optimization gap over the full execution window. Using a finite-horizon rollout controller, we compare feedback calibration against a strengthened family of open-loop baselines across three latency regimes: cloud-like (25 ms), local-millisecond (1 ms), and tight-loop (4 $\mathrmμ$s). The results show a clear ordering: cloud-like feedback is generally uncompetitive, while local-ms and tight-loop regimes open a positive-gain region that grows with workload quality-sensitivity and initial calibration age. Crucially, the gap between local-ms and tight-loop control is modest for single-target recovery. The advantage of tight-loop integration emerges under capacity pressure, when many calibration targets must be processed within the same control window.

Comments
10 pages, 6 figures

Related papers

Millisecond-Scale Calibration and Benchmarking of Superconducting Qubits

Malthe A. Marciniak, Rune T. Birke, Johann B. Severin +13 more

Superconducting qubit parameters drift on sub-second timescales, motivating calibration and benchmarking techniques that can be executed on millisecond timescales. We demonstrate an on-FPGA workflow that co-locates pulse generation, data acquisition, analysis, and feed-forward, eliminating CPU round trips. Within this workflow, we introduce sparse-sampling and on-FPGA inference tools, including computationally efficient methods for estimation of exponential and sine-like response functions, as well as on-FPGA implementations of Nelder-Mead optimization and golden-section search. These methods enable low-latency primitives for readout calibration, spectroscopy, pulse-amplitude calibration, coherence estimation, and benchmarking. We deploy this toolset to estimate $T_1$ in 10 ms, optimize readout parameters in 100 ms, optimize pulse amplitudes in 1 ms, and perform Clifford randomized gate benchmarking in 107 ms on a flux-tunable superconducting transmon qubit. Running a closed-loop on-FPGA recalibration protocol continuously for 6 hours enables more than 74,000 consecutive recalibrations and yields gate errors that consistently retain better performance than the baseline initial calibration. Correlation analysis shows that recalibration suppresses coupling of gate error to control-parameter drift while preserving a coherence-linked performance. Finally, we quantify uncertainty versus time-to-decision under our sparse sampling approaches and identify optimal parameter regimes for efficient estimation of qubit and pulse parameters.

quant-pharXiv:2602.11912•Feb 13, 2026•0 citations

Embedded Calibration for Cryogenic Quantum Devices Using a Singleton Sugeno Fuzzy Controller

Che-Ping Lin

Calibration loops are essential for maintaining cryogenic quantum devices under drift, stochastic readout variation, and device mismatch.This study presents an embedded closed-loop calibration architecture using a singleton Sugeno fuzzy controller with fixed-size arithmetic, bounded updates, and a lightweight telemetry interface.The emphasis is deterministic local execution rather than host-side optimization: each iteration performs measurement accumulation, probability estimation, error computation, fuzzy inference, and parameter update along a repeatable path.An executable Verilog-based evaluation model is used to evaluate convergence behavior, monitor-mode operation, and sensitivity to injected drift.The measured results show fast transition into monitor mode, fixed calibrated-parameter retention after convergence, and observable monitor-metric shifts under positive and negative perturbations.These results support the feasibility of compact embedded calibration for cryogenic quantum devices while keeping the controller structure simple, interpretable, and implementation-oriented.

International Journal of Computer Applications•Apr 18, 2026•0 citations

QCORE: A Quantum-Control-Oriented Real-Time Execution Architecture with Extensible Closed-Loop Services and Shared AI Acceleration

Heyue Li, Yanshu Guo, Qichun Liu +3 more

Scalable quantum processors require control, readout, feedback, calibration, and error correction to coexist under bounded latency and shared-resource constraints, whereas existing platforms typically optimize only a subset of these capabilities. This article presents QCORE (Quantum-Control-Oriented Real-Time Execution), a QPU-side digital control reference architecture positioned between the Host and a platform-specific analog/mixed-signal front end. QCORE separates task management, shared resources, hard-real-time execution, and long-timescale services into four hardware partitions. A fast-result sideband closes same-round feedback, a Measurement Packet provides a traceable measurement and service interface, and a common service-control skeleton, Tile-local QEC, and versioned safe-point commit organize calibration, error correction, and long-term state updates. Transaction-level, event-driven, and quantum-behavioral models are used for evaluation. At a background load of 0.8, the $P_{99}$ latency of the shared Measurement Packet/Event feedback path is $(1.984\pm0.004)L_{\max}$. Closed-loop operation reduces the mean frequency error by $83.2\%\pm0.8\%$ and lowers the state-assignment error at maximum readout drift from $10.39\%\pm0.54\%$ to $5.37\%\pm0.29\%$. No unsafe acceptance or mixed-version observation is observed in 100,000 configuration transactions, and Tile-local QEC reduces modeled global-boundary demand and yields a $2.08\times$ capacity-normalized scaling estimate.

quant-pharXiv:2608.06875•Aug 10, 2026•0 citations

Integrated Tool Set for Control, Calibration, and Characterization of Quantum Devices Applied to Superconducting Qubits

Nicolas Wittler, Federico Roy, Kevin Pack +6 more

Efforts to scale-up quantum computation have reached a point where the principal limiting factor is not the number of qubits, but the entangling gate infidelity. However, the highly detailed system characterization required to understand the underlying error sources is an arduous process and impractical with increasing chip size. Open-loop optimal control techniques allow for the improvement of gates but are limited by the models they are based on. To rectify the situation, we provide an integrated open-source tool set for control, calibration, and characterization (${\mathbb{C}}^{3}$), capable of open-loop pulse optimization, model-free calibration, model fitting, and refinement. We present a methodology to combine these tools to find a quantitatively accurate system model, high-fidelity gates, and an approximate error budget, all based on a high-performance, feature-rich simulator. We illustrate our methods using simulated fixed-frequency superconducting qubits for which we learn model parameters with less than $1\mathrm{%}$ error and derive a coherence-limited cross-resonance gate that achieves $99.6\mathrm{%}$ fidelity without the need for calibration.

arXiv:2009.09866•Physical Review Applied•Mar 29, 2021•85 citations

Beyond Single-Shot Fidelity: Chernoff-Based Throughput Optimization in Superconducting Qubit Readout

Sinan Bugu

Single-shot fidelity is the standard benchmark for superconducting qubit readout, yet it does not directly minimize the wall-clock time needed to certify a quantum state. We treat the dispersive measurement record as a stochastic communication channel and compute the classical Chernoff information governing the multi-shot error exponent, using a trajectory model that incorporates T1 relaxation with full cavity memory. The integration time that maximizes single-shot fidelity and the time that minimizes total certification time do not coincide. For representative transmon parameters and hardware overheads, the throughput-optimal window is longer, cutting certification time by roughly 9-11%, with the gain saturating near 1.13x in the high-readout-power and high-overhead regime. Benchmarking the extracted classical information against the unit-efficiency Gaussian Chernoff limit defines an information-extraction efficiency: dispersive schemes capture ~45% at short integration times, dropping to eta_info(tau_rate) ~ 12% at tau_rate ~ 1.22 us as T1-induced trajectory smearing accumulates. These results connect readout calibration directly to the operational objective of minimizing certification time in high-throughput superconducting processors.

quant-pharXiv:2602.22174•Feb 26, 2026•0 citations

Leakage in restless quantum gate calibration

Conrad J. Haupt, Daniel J. Egger

Quantum computers require high fidelity quantum gates. These gates are obtained by routine calibration tasks that eat into the availability of cloud-based devices. Restless circuit execution speeds-up characterization and calibration by foregoing qubit reset in between circuits. Post-processing the measured data recovers the desired signal. However, since the qubits are not reset, leakage -- typically present at the beginning of the calibration -- may cause issues. Here, we develop a simulator of restless circuit execution based on a Markov Chain to study the effect of leakage. In the context of error amplifying single-qubit gates sequences, we show that restless calibration tolerates up to 0.5% of leakage which is large compared to the $10^{-4}$ gate fidelity of modern single-qubit gates. Furthermore, we show that restless circuit execution with leaky gates reduces by 33% the sensitivity of the ORBIT cost function developed by J. Kelly et al. which is typically used in closed-loop optimal control~[Phys. Rev. Lett. 112, 240504 (2014)]. Our results are obtained with standard qubit state discrimination showing that restless circuit execution is resilient against misclassified non-computational states. In summary, the restless method is sufficiently robust against leakage in both standard and closed-loop optimal control gate calibration to provided accurate results.

arXiv:2304.09297•Apr 18, 2023•0 citations
In superconducting devices running variational workloads, gate and readout fidelities drift on hour timescales, while existing runtime schedulers treat backend quality as static. The temporal dimension of calibration remains unresolved. We formulate runtime calibration as a state-trajectory feedback-control problem under a fixed wall-clock budget, and investigate whether spending time on calibration now can improve the future optimization trajectory. Calibration quality proxy is represented as a drifting equivalent-age state, recovery action is modeled as costly state reset, and policies are evaluated by time-integrated optimization gap over the full execution window. Using a finite-horizon rollout controller, we compare feedback calibration against a strengthened family of open-loop baselines across three latency regimes: cloud-like (25 ms), local-millisecond (1 ms), and tight-loop (4 μ\mathrmμμs). The results show a clear ordering: cloud-like feedback is generally uncompetitive, while local-ms and tight-loop regimes open a positive-gain region that grows with workload quality-sensitivity and initial calibration age. Crucially, the gap between local-ms and tight-loop control is modest for single-target recovery. The advantage of tight-loop integration emerges under capacity pressure, when many calibration targets must be processed within the same control window.
Superconducting qubit parameters drift on sub-second timescales, motivating calibration and benchmarking techniques that can be executed on millisecond timescales. We demonstrate an on-FPGA workflow that co-locates pulse generation, data acquisition, analysis, and feed-forward, eliminating CPU round trips. Within this workflow, we introduce sparse-sampling and on-FPGA inference tools, including computationally efficient methods for estimation of exponential and sine-like response functions, as well as on-FPGA implementations of Nelder-Mead optimization and golden-section search. These methods enable low-latency primitives for readout calibration, spectroscopy, pulse-amplitude calibration, coherence estimation, and benchmarking. We deploy this toolset to estimate T1T_1T1​ in 10 ms, optimize readout parameters in 100 ms, optimize pulse amplitudes in 1 ms, and perform Clifford randomized gate benchmarking in 107 ms on a flux-tunable superconducting transmon qubit. Running a closed-loop on-FPGA recalibration protocol continuously for 6 hours enables more than 74,000 consecutive recalibrations and yields gate errors that consistently retain better performance than the baseline initial calibration. Correlation analysis shows that recalibration suppresses coupling of gate error to control-parameter drift while preserving a coherence-linked performance. Finally, we quantify uncertainty versus time-to-decision under our sparse sampling approaches and identify optimal parameter regimes for efficient estimation of qubit and pulse parameters.
Calibration loops are essential for maintaining cryogenic quantum devices under drift, stochastic readout variation, and device mismatch.This study presents an embedded closed-loop calibration architecture using a singleton Sugeno fuzzy controller with fixed-size arithmetic, bounded updates, and a lightweight telemetry interface.The emphasis is deterministic local execution rather than host-side optimization: each iteration performs measurement accumulation, probability estimation, error computation, fuzzy inference, and parameter update along a repeatable path.An executable Verilog-based evaluation model is used to evaluate convergence behavior, monitor-mode operation, and sensitivity to injected drift.The measured results show fast transition into monitor mode, fixed calibrated-parameter retention after convergence, and observable monitor-metric shifts under positive and negative perturbations.These results support the feasibility of compact embedded calibration for cryogenic quantum devices while keeping the controller structure simple, interpretable, and implementation-oriented.
Scalable quantum processors require control, readout, feedback, calibration, and error correction to coexist under bounded latency and shared-resource constraints, whereas existing platforms typically optimize only a subset of these capabilities. This article presents QCORE (Quantum-Control-Oriented Real-Time Execution), a QPU-side digital control reference architecture positioned between the Host and a platform-specific analog/mixed-signal front end. QCORE separates task management, shared resources, hard-real-time execution, and long-timescale services into four hardware partitions. A fast-result sideband closes same-round feedback, a Measurement Packet provides a traceable measurement and service interface, and a common service-control skeleton, Tile-local QEC, and versioned safe-point commit organize calibration, error correction, and long-term state updates. Transaction-level, event-driven, and quantum-behavioral models are used for evaluation. At a background load of 0.8, the P99P_{99}P99​ latency of the shared Measurement Packet/Event feedback path is (1.984±0.004)Lmax⁡(1.984\pm0.004)L_{\max}(1.984±0.004)Lmax​. Closed-loop operation reduces the mean frequency error by 83.2%±0.8%83.2\%\pm0.8\%83.2%±0.8% and lowers the state-assignment error at maximum readout drift from 10.39%±0.54%10.39\%\pm0.54\%10.39%±0.54% to 5.37%±0.29%5.37\%\pm0.29\%5.37%±0.29%. No unsafe acceptance or mixed-version observation is observed in 100,000 configuration transactions, and Tile-local QEC reduces modeled global-boundary demand and yields a 2.08×2.08\times2.08× capacity-normalized scaling estimate.
Efforts to scale-up quantum computation have reached a point where the principal limiting factor is not the number of qubits, but the entangling gate infidelity. However, the highly detailed system characterization required to understand the underlying error sources is an arduous process and impractical with increasing chip size. Open-loop optimal control techniques allow for the improvement of gates but are limited by the models they are based on. To rectify the situation, we provide an integrated open-source tool set for control, calibration, and characterization (C3{\mathbb{C}}^{3}C3), capable of open-loop pulse optimization, model-free calibration, model fitting, and refinement. We present a methodology to combine these tools to find a quantitatively accurate system model, high-fidelity gates, and an approximate error budget, all based on a high-performance, feature-rich simulator. We illustrate our methods using simulated fixed-frequency superconducting qubits for which we learn model parameters with less than $1\mathrm{%}$ error and derive a coherence-limited cross-resonance gate that achieves $99.6\mathrm{%}$ fidelity without the need for calibration.
Single-shot fidelity is the standard benchmark for superconducting qubit readout, yet it does not directly minimize the wall-clock time needed to certify a quantum state. We treat the dispersive measurement record as a stochastic communication channel and compute the classical Chernoff information governing the multi-shot error exponent, using a trajectory model that incorporates T1 relaxation with full cavity memory. The integration time that maximizes single-shot fidelity and the time that minimizes total certification time do not coincide. For representative transmon parameters and hardware overheads, the throughput-optimal window is longer, cutting certification time by roughly 9-11%, with the gain saturating near 1.13x in the high-readout-power and high-overhead regime. Benchmarking the extracted classical information against the unit-efficiency Gaussian Chernoff limit defines an information-extraction efficiency: dispersive schemes capture ~45% at short integration times, dropping to eta_info(tau_rate) ~ 12% at tau_rate ~ 1.22 us as T1-induced trajectory smearing accumulates. These results connect readout calibration directly to the operational objective of minimizing certification time in high-throughput superconducting processors.
Quantum computers require high fidelity quantum gates. These gates are obtained by routine calibration tasks that eat into the availability of cloud-based devices. Restless circuit execution speeds-up characterization and calibration by foregoing qubit reset in between circuits. Post-processing the measured data recovers the desired signal. However, since the qubits are not reset, leakage -- typically present at the beginning of the calibration -- may cause issues. Here, we develop a simulator of restless circuit execution based on a Markov Chain to study the effect of leakage. In the context of error amplifying single-qubit gates sequences, we show that restless calibration tolerates up to 0.5% of leakage which is large compared to the 10−410^{-4}10−4 gate fidelity of modern single-qubit gates. Furthermore, we show that restless circuit execution with leaky gates reduces by 33% the sensitivity of the ORBIT cost function developed by J. Kelly et al. which is typically used in closed-loop optimal control~[Phys. Rev. Lett. 112, 240504 (2014)]. Our results are obtained with standard qubit state discrimination showing that restless circuit execution is resilient against misclassified non-computational states. In summary, the restless method is sufficiently robust against leakage in both standard and closed-loop optimal control gate calibration to provided accurate results.