Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2501.18319 · Physical Review Letters

Direct Implementation of High-Fidelity Three-Qubit Gates for Superconducting Processor with Tunable Couplers

Hao-Tian Liu, B. Chen, Jiachi Zhang, Yong-Xi Xiao, Tianming Li, Kaixuan Huang, Ziting Wang, Hao Li, Kui Zhao, Yueshan Xu, Cheng-Lin Deng, Gui-Han Liang, Zheng-He Liu, Si-Yun Zhou, Cai-Ping Fang, Xiaohui Song, Zhongcheng Xiang, Dongning Zheng, Yun‐Hao Shi, Kai Xu, Heng Fan

Published Jul 1, 2025• 12 citations
arXivHTMLPDF

Abstract

Three-qubit gates can be constructed using combinations of single-qubit and two-qubit gates, making their independent realization unnecessary. However, direct implementation of three-qubit gates reduces the depth of quantum circuits, streamlines quantum programming, and facilitates efficient circuit optimization, thereby enhancing overall performance in quantum computation. In this work, we propose and experimentally demonstrate a high-fidelity scheme for implementing a three-qubit controlled-controlled-z (ccz) gate in a flip-chip superconducting quantum processor with tunable couplers. This direct ccz gate is implemented by simultaneously leveraging two tunable couplers interspersed between three qubits to enable three-qubit interactions, achieving an average final state fidelity of 97.94% and a process fidelity of 93.54%. This high fidelity cannot be achieved through a simple combination of single- and two-qubit gate sequences from processors with similar performance levels. Our experiments also verify that multilayer direct implementation of the ccz gate exhibits lower leakage compared to decomposed gate approaches. As a showcase, we utilize the ccz gate as an oracle to implement the Grover search algorithm on three qubits, demonstrating high performance with the target probability amplitude significantly enhanced after two iterations. These results highlight the advantage of our approach, and facilitate the implementation of complex quantum circuits.

DOI
10.1103/lvb9-pfr3

Related papers

Time-frequency-correlated native ccz gates in superconducting circuits

Chenhui Wang, Weilong Wang, Yangyang Fei +4 more

Practical quantum advantage hinges on executing deep quantum circuits within the coherence limits of noisy intermediate-scale quantum processors. The absence of native, high-fidelity multi-qubit gates remains a major bottleneck, as their decomposition into single- and two-qubit gates leads to prohibitive depth and error overhead. Here, we propose a hardware-efficient protocol that directly implements a native controlled-controlled-Z (CCZ) gate in a tunable-coupler superconducting circuit. Our theoretical protocol activates a resonant three-qubit interaction via a time-frequency correlated virtual process, explicitly relying on the dynamic resonant exchange within the $|101\rangle \leftrightarrow |020\rangle$ transition manifold. This approach is compatible with standard tunable-coupler architectures without requiring additional control resources. Through a systematic calibration workflow combining pulse shaping and active cancellation of residual phases, we demonstrate a gate fidelity exceeding 99\% within $165\,\mathrm{ns}$ -- significantly outperforming decomposed sequences. Comprehensive error budgeting confirms that the gate performance remains robust against realistic experimental imperfections. Furthermore, we show that this scheme can be naturally extended to a continuous $\mathrm{CCPhase}(θ)$ gate set. This work provides a direct, high-fidelity route to three-qubit entanglement, offering promising prospects for efficient execution of quantum algorithms on near-term superconducting hardware.

arXiv:2509.06497•Physical Review Applied•Jun 15, 2026•0 citations

Above 99.9% Fidelity Single-Qubit Gates, Two-Qubit Gates, and Readout in a Single Superconducting Quantum Device

Fabian Marxer, Jakub Mrożek, Joona Andersson +64 more

Achieving high-fidelity single-qubit gates, two-qubit gates, and qubit readout is critical for building scalable, error-corrected quantum computers. However, device parameters that enhance one operation often degrade the others, making simultaneous optimization challenging. Here, we demonstrate that careful tuning of qubit-coupler coupling strengths in a superconducting circuit with two transmon qubits coupled via a tunable coupler enables high-fidelity single- and two-qubit gates, without compromising readout performance. Furthermore, we introduce a new calibration protocol for diabatic controlled- Z gates, phased-averaged leakage error amplification (PALEA), which enables efficient suppression of coherent gate errors and leakage to noncomputational states. Using PALEA in combination with careful tuning of qubit-coupler coupling strengths, we achieve a 40 h-averaged CZ gate fidelity of 99.93 %, simultaneous single-qubit gate fidelities of 99.98 %, and readout fidelities over 99.94 % in a single device. Our results demonstrate a viable path toward scaling up superconducting quantum processors while maintaining consistently high gate and readout fidelities.

arXiv:2508.16437•PRX Quantum•Mar 26, 2026•7 citations

Native CCZ Gate with Fluxonium Qubits and a Microwave-Driven Coupler

Grigoriy S. Mazhorin, Tatyana A. Chudakova, Alena S. Kazmina +12 more

Native multi-qubit gates could reduce the overhead associated with decompositions into single- and two-qubit operations, but whether they can simultaneously provide high fidelity, simple control and robustness against parasitic interactions in scalable architectures remains unclear. Here we experimentally realize a 65-ns native controlled-controlled-phase operation, locally equivalent to the Toffoli gate, with a fidelity of 99.39(5)% in a three-qubit processor unit based on fluxonium qubits coupled via a microwave-driven transmon coupler. The implemented operation would require CZ fidelities of approximately 99.94% if realized through a conventional decomposition. The gate is implemented with a single control pulse, that relies on a simple calibration procedure yielding coherence-limited performance. This processor unit naturally extends to scalable two-dimensional layouts with low parasitic interactions. Altogether, these results establish native multi-qubit gates as a viable hardware-efficient primitive for scalable superconducting quantum processors.

quant-pharXiv:2607.27094•Jul 30, 2026•0 citations

Three-mode tunable coupler for superconducting two-qubit gates

Elena Yu. Egorova, Alena S. Kazmina, Ilya A. Simakov +7 more

Building a scalable universal high-performance quantum processor is a formidable challenge. In particular, the problem of realizing fast high-perfomance two-qubit gates of high-fidelity remains needful. Here we propose a building block for a scalable quantum processor consisting of two transmons and a tunable three-mode coupler allowing for a ZZ interaction control. We experimentally demonstrate the native CZ gate with the pulse duration of 60 ns achieving the two-qubit gate fidelity above 98%, limited mostly by qubit coherence time. Numerical simulations show that by optimizing the gate duration the fidelity can be pushed over 99.97%.

arXiv:2405.10886•Physical Review Applied•Jun 5, 2025•5 citations

Robust high-fidelity three-qubit gates design for superconducting quantum computers via model-free reinforcement learning

Xinxin Zhu, Yangyang Fei, Liu FuDong +1 more

Abstract Multi-qubit gates are crucial to realizing quantum algorithms. Direct implementation of these gates will facilitate a reduction in circuit depth. However, existing model-based methods rely on precise characterization of the system Hamiltonian as well as execution of the control fields, which present challenges in obtaining high fidelity multi-qubit gates. In this paper, we exploit the bang–bang control protocol and model-free reinforcement learning to realize several kinds of three-qubit gates for superconducting quantum computers with tunable/fixed frequency qubits, including the iToffoli gate, the parity check gate and the CCZ gate. The simulation results show that the fidelity of each gate can achieve 99.2% with the Adam gradient descent optimizer. Moreover, the proposed method is robust against random noise in the control pulse. Gate fidelity can be maintained over 95% even in the case of Gaussian noise with variance of 0.3. Besides, the impacts of parameter iterative optimization strategies are also analyzed.

Machine Learning Science and Technology•Oct 1, 2026•0 citations

Breaking the scalability barrier via a vertical tunable coupler in 3D integrated transmon system

Xudong Liao, Shuyi Pan, Zhenxing Zhang +11 more

Scaling superconducting quantum processors beyond the constraints of monolithic planar architectures is essential for fault-tolerant quantum computation. Here we demonstrate a three-dimensional (3D) integrated superconducting quantum processor in which two qubit chips are vertically stacked on opposing sides of a carrier chip and galvanically connected via multilayer flip-chip bonding. Intrachip qubit coupling is mediated by planar tunable couplers, whereas interchip coupling is enabled by vertical tunable couplers embedded in the carrier chip. Randomized benchmarking reveals simultaneous single-qubit gate fidelities of 99.87 % with negligible crosstalk, and controlled-Z gates achieve an average fidelity of 97.5 % for both intrachip and interchip operations. We further demonstrate high-fidelity Bell-state preparation and coherent generation of a four-qubit $W$ state, confirming the architecture's capability for interchip entanglement distribution. These results establish vertical coupling as a promising pathway toward scalable quantum processors compatible with advanced quantum error-correcting codes.

quant-pharXiv:2605.11488•May 13, 2026•0 citations
Three-qubit gates can be constructed using combinations of single-qubit and two-qubit gates, making their independent realization unnecessary. However, direct implementation of three-qubit gates reduces the depth of quantum circuits, streamlines quantum programming, and facilitates efficient circuit optimization, thereby enhancing overall performance in quantum computation. In this work, we propose and experimentally demonstrate a high-fidelity scheme for implementing a three-qubit controlled-controlled-z (ccz) gate in a flip-chip superconducting quantum processor with tunable couplers. This direct ccz gate is implemented by simultaneously leveraging two tunable couplers interspersed between three qubits to enable three-qubit interactions, achieving an average final state fidelity of 97.94% and a process fidelity of 93.54%. This high fidelity cannot be achieved through a simple combination of single- and two-qubit gate sequences from processors with similar performance levels. Our experiments also verify that multilayer direct implementation of the ccz gate exhibits lower leakage compared to decomposed gate approaches. As a showcase, we utilize the ccz gate as an oracle to implement the Grover search algorithm on three qubits, demonstrating high performance with the target probability amplitude significantly enhanced after two iterations. These results highlight the advantage of our approach, and facilitate the implementation of complex quantum circuits.
Practical quantum advantage hinges on executing deep quantum circuits within the coherence limits of noisy intermediate-scale quantum processors. The absence of native, high-fidelity multi-qubit gates remains a major bottleneck, as their decomposition into single- and two-qubit gates leads to prohibitive depth and error overhead. Here, we propose a hardware-efficient protocol that directly implements a native controlled-controlled-Z (CCZ) gate in a tunable-coupler superconducting circuit. Our theoretical protocol activates a resonant three-qubit interaction via a time-frequency correlated virtual process, explicitly relying on the dynamic resonant exchange within the ∣101⟩↔∣020⟩|101\rangle \leftrightarrow |020\rangle∣101⟩↔∣020⟩ transition manifold. This approach is compatible with standard tunable-coupler architectures without requiring additional control resources. Through a systematic calibration workflow combining pulse shaping and active cancellation of residual phases, we demonstrate a gate fidelity exceeding 99\% within 165 ns165\,\mathrm{ns}165ns -- significantly outperforming decomposed sequences. Comprehensive error budgeting confirms that the gate performance remains robust against realistic experimental imperfections. Furthermore, we show that this scheme can be naturally extended to a continuous CCPhase(θ)\mathrm{CCPhase}(θ)CCPhase(θ) gate set. This work provides a direct, high-fidelity route to three-qubit entanglement, offering promising prospects for efficient execution of quantum algorithms on near-term superconducting hardware.
Achieving high-fidelity single-qubit gates, two-qubit gates, and qubit readout is critical for building scalable, error-corrected quantum computers. However, device parameters that enhance one operation often degrade the others, making simultaneous optimization challenging. Here, we demonstrate that careful tuning of qubit-coupler coupling strengths in a superconducting circuit with two transmon qubits coupled via a tunable coupler enables high-fidelity single- and two-qubit gates, without compromising readout performance. Furthermore, we introduce a new calibration protocol for diabatic controlled- Z gates, phased-averaged leakage error amplification (PALEA), which enables efficient suppression of coherent gate errors and leakage to noncomputational states. Using PALEA in combination with careful tuning of qubit-coupler coupling strengths, we achieve a 40 h-averaged CZ gate fidelity of 99.93 %, simultaneous single-qubit gate fidelities of 99.98 %, and readout fidelities over 99.94 % in a single device. Our results demonstrate a viable path toward scaling up superconducting quantum processors while maintaining consistently high gate and readout fidelities.
Native multi-qubit gates could reduce the overhead associated with decompositions into single- and two-qubit operations, but whether they can simultaneously provide high fidelity, simple control and robustness against parasitic interactions in scalable architectures remains unclear. Here we experimentally realize a 65-ns native controlled-controlled-phase operation, locally equivalent to the Toffoli gate, with a fidelity of 99.39(5)% in a three-qubit processor unit based on fluxonium qubits coupled via a microwave-driven transmon coupler. The implemented operation would require CZ fidelities of approximately 99.94% if realized through a conventional decomposition. The gate is implemented with a single control pulse, that relies on a simple calibration procedure yielding coherence-limited performance. This processor unit naturally extends to scalable two-dimensional layouts with low parasitic interactions. Altogether, these results establish native multi-qubit gates as a viable hardware-efficient primitive for scalable superconducting quantum processors.
Building a scalable universal high-performance quantum processor is a formidable challenge. In particular, the problem of realizing fast high-perfomance two-qubit gates of high-fidelity remains needful. Here we propose a building block for a scalable quantum processor consisting of two transmons and a tunable three-mode coupler allowing for a ZZ interaction control. We experimentally demonstrate the native CZ gate with the pulse duration of 60 ns achieving the two-qubit gate fidelity above 98%, limited mostly by qubit coherence time. Numerical simulations show that by optimizing the gate duration the fidelity can be pushed over 99.97%.
Abstract Multi-qubit gates are crucial to realizing quantum algorithms. Direct implementation of these gates will facilitate a reduction in circuit depth. However, existing model-based methods rely on precise characterization of the system Hamiltonian as well as execution of the control fields, which present challenges in obtaining high fidelity multi-qubit gates. In this paper, we exploit the bang–bang control protocol and model-free reinforcement learning to realize several kinds of three-qubit gates for superconducting quantum computers with tunable/fixed frequency qubits, including the iToffoli gate, the parity check gate and the CCZ gate. The simulation results show that the fidelity of each gate can achieve 99.2% with the Adam gradient descent optimizer. Moreover, the proposed method is robust against random noise in the control pulse. Gate fidelity can be maintained over 95% even in the case of Gaussian noise with variance of 0.3. Besides, the impacts of parameter iterative optimization strategies are also analyzed.
Scaling superconducting quantum processors beyond the constraints of monolithic planar architectures is essential for fault-tolerant quantum computation. Here we demonstrate a three-dimensional (3D) integrated superconducting quantum processor in which two qubit chips are vertically stacked on opposing sides of a carrier chip and galvanically connected via multilayer flip-chip bonding. Intrachip qubit coupling is mediated by planar tunable couplers, whereas interchip coupling is enabled by vertical tunable couplers embedded in the carrier chip. Randomized benchmarking reveals simultaneous single-qubit gate fidelities of 99.87 % with negligible crosstalk, and controlled-Z gates achieve an average fidelity of 97.5 % for both intrachip and interchip operations. We further demonstrate high-fidelity Bell-state preparation and coherent generation of a four-qubit WWW state, confirming the architecture's capability for interchip entanglement distribution. These results establish vertical coupling as a promising pathway toward scalable quantum processors compatible with advanced quantum error-correcting codes.