Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:2102.12204

Scalable quantum random number generator for cryptography based on the random flip-flop approach

Mario Stipčević, Ivan Michel Antolović, Claudio E. Bruschini, Edoardo Charbon A

Published Feb 24, 2021• 2 citations
arXivHTMLPDF

Abstract

For globally connected devices like smart phones, personal computers and Internet-of-things devices, the ability to generate random numbers is essential for execution of cryptographic protocols responsible for information security. Generally, a random number generator should be small, robust, utilize as few hardware and energy resources as possible, yet provide excellent randomness at a high enough speed (bitrate) for a given purpose. In this work we present a quantum random number generator (QRNG) which makes use of a photoelectric effect in single-photon avalanche diodes (SPADs) as a source of randomness and is scalable to any desired bitrate. We use the random flip-flop method in which random bits are obtained by periodic sampling of a randomly toggling flip-flop. For the first time we investigate this method in detail and find that, out of two main imperfections, bias is due only to hardware imperfections while autocorrelation predominantly resides with the method itself. SPADs are integrated on a silicon chip together with passive quenching and digital pulse-shaping circuitry, using a standard 180 nm CMOS process. A separate FPGA chip derives random numbers from the detection signals. The basic QRNG cell, made of only two SPADs and a few logic circuits, can generate up to 20 Mbit/s that pass NIST statistical tests without any further postprocessing. This technology allows integration of a QRNG on a single silicon chip using readily available industrial processes.

DOI
10.48550/arxiv.2102.12204

Related papers

A 3.3-Gb/s SPAD-Based Quantum Random Number Generator

Pouyan Keshavarzian, Karthick Ramu, Duy Tang +9 more

Quantum random number generators (QRNGs) are a burgeoning technology used for a variety of applications, including modern security and encryption systems. Typical methods exploit an entropy source combined with an extraction or bit generation circuit in order to produce a random string. In integrated designs, there is often little modeling or analytical description of the entropy source, circuit extraction, and post-processing provided. In this work, we present a single-photon avalanche diode (SPAD)-based QRNG design, which utilizes the quantum random flip-flop (QRFF) method. Extensive modeling of detector and circuit imperfections that result in entropy degradation is performed. A new method to analytically model serial autocorrelations of the proposed bit generation method, which includes detector dead time, is proposed. Then, a Verilog-AMS model is developed in order to validate the analytical model in simulation. A novel transistor implementation of the QRFF circuit is presented, which enables compensation of the degradation in entropy inherent to the finite non-symmetric transitions of the random flip-flop. Finally, a full system containing two independent arrays of the QRFF circuit is manufactured and tested in a 55-nm bipolar–CMOS–DMOS (BCD) technology node, demonstrating bit generation statistics that are commensurate to the developed model. The full chip is able to generate 3.3 Gb/s of data when operated with an external LED. Pixelwise and spatial analysis of bias and correlation is performed. NIST STS (SP 800-22) and SP 800-90B are used to benchmark the generated bit strings.

IEEE Journal of Solid-State Circuits•May 18, 2023•29 citations

A High Speed Integrated Quantum Random Number Generator with on-Chip Real-Time Randomness Extraction

Francesco Regazzoni, Emna Amri, Samuel Burri +3 more

The security of electronic devices has become a key requisite for the rapidly-expanding pervasive and hyper-connected world. Robust security protocols ensuring secure communication, device's resilience to attacks, authentication control and users privacy need to be implemented. Random Number Generators (RNGs) are the fundamental primitive in most secure protocols but, often, also the weakest one. Establishing security in billions of devices requires high quality random data generated at a sufficiently high throughput. On the other hand, the RNG should exhibit a high integration level with on-chip extraction to remove, in real time, potential imperfections. We present the first integrated Quantum RNG (QRNG) in a standard CMOS technology node. The QRNG is based on a parallel array of independent Single-Photon Avalanche Diodes (SPADs), homogeneously illuminated by a DC-biased LED, and co-integrated logic circuits for postprocessing. We describe the randomness generation process and we prove the quantum origin of entropy. We show that co-integration of combinational logic, even of high complexity, does not affect the quality of randomness. Our CMOS QRNG can reach up to 400 Mbit/s throughput with low power consumption. Thanks to the use of standard CMOS technology and a modular architecture, our QRNG is suitable for a highly scalable solution.

arXiv:2102.06238•Feb 11, 2021•11 citations

High-Speed Quantum Random Number Generation Using CMOS Photon Counting Detectors

Simone Tisa, Federica Villa, Andrea Giudice +2 more

Optical quantum random number generators (QRNGs) are a special class of physical random data sources, whose randomness is established on elementary quantum optics processes. We present a QRNG based on a CMOS chip which overcomes the limitations of the commonly used optical QRNG and which achieves a random bit generation rate up to 200 Mb/s. The CMOS chip is based on an array of single-photon avalanche diodes (SPADs) and digital counters. We prove the absolute randomness of the generated random data through statistical test suites and even more stringent correlation and bias tests applied to 32 Gbit streams. The QRNG passes all tests; hence, it proves to be one of the fastest and more reliable CMOS optical QRNGs currently available.

IEEE Journal of Selected Topics in Quantum Electronics•Nov 26, 2014•50 citations

A Fully Integrated Quantum Random Number Generator for Cryptographic Application

Nicola Massari, Luca Parmesan, Alessandro Tontini +7 more

A compact quantum random number generator (QRNG) based on an array of Single Photon Avalanche Diodes (SPADs) is presented here. The main feature of the proposed chip is the capability to generate random numbers without the use of any external source of light. In this view, SPADs are configured to be used in two ways: 1) as a controlled light emitter and 2) as a detector. An embedded logic is able to distinguish dark events against detected emitted photon in such a way to make the system sensitive only to the presence of light. The extracted random bits show a uniform distribution and the QRNG, thanks to an integrated conditioning block maximizing the output entropy, eventually passes all AIS31 tests. The average raw bit rate in the default device configuration (one enabled column) is measured equal to 800 kbps.

IEEE Transactions on Circuits and Systems I Regular Papers•Apr 16, 2026•0 citations

Generation of high quality random numbers via an all-silicon-based approach

Zahra Bisadi, Alessio Meneghetti, Alessandro Tomasi +6 more

A quantum random number generator (QRNG) based on a silicon nanocrystals (Si-NCs) light emitting device (LED) coupled with a silicon single photon avalanche photodiode (Si-SPAD) is presented. A simple setup is used for the generation of random bits. The modeled approach assures a negligible bias on datasets of 100 Mbits length. The raw data pass all the statistical tests in the National Institute of Standards and Technology (NIST) suite without any post-processing operations. The bit-rate of 0.6 Mbps is achieved. The information-theoretically provable randomness extractor of Toeplitz-hashing function is applied to longer datasets (1 Gbits) to extract the randomness, to minimize the bias, and consequently pass all the NIST tests. Stabilizing the temperature, resetting the applied current to the LED, or a feedback system can also be used as parameter control solutions to generate good quality, long datasets of random numbers suitable for cryptographic applications.

physica status solidi (a)•Aug 1, 2016•6 citations

Monolithic Quantum Random Number Generator Containing Si-LED, SPAD and Analog Processing

Horst Zimmermann, David Bugl, Bernhard Goll +3 more

This work describes a monolithically integrated photonic quantum random number generator (QRNG) in$0.35 \mu ~\mathrm{m}$CMOS. This QRNG consists of a light-emitting diode inside a deep N-well, a ring single-photon avalanche diode (SPAD), a fast cascoded active quenching and resetting circuit, and an analog evaluation circuit determining whether the random bit is a “0” or “1”. The random bits are created by comparison of two consecutive time intervals between photon detections using charging and discharging a capacitor with a constant current as well as a comparator. The time intervals can be in the range from 10 ns to$10 \mu ~\mathrm{s}$. With$\pm 3.3 ~\mathrm{V}$supply voltage, the power consumption of the complete circuits is between 1.1 mW and 4.55 mW depending on the LED emission and detection rate of the SPAD. After XOR-hashing, the NIST tests were passed.

IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)•Apr 27, 2026•0 citations
For globally connected devices like smart phones, personal computers and Internet-of-things devices, the ability to generate random numbers is essential for execution of cryptographic protocols responsible for information security. Generally, a random number generator should be small, robust, utilize as few hardware and energy resources as possible, yet provide excellent randomness at a high enough speed (bitrate) for a given purpose. In this work we present a quantum random number generator (QRNG) which makes use of a photoelectric effect in single-photon avalanche diodes (SPADs) as a source of randomness and is scalable to any desired bitrate. We use the random flip-flop method in which random bits are obtained by periodic sampling of a randomly toggling flip-flop. For the first time we investigate this method in detail and find that, out of two main imperfections, bias is due only to hardware imperfections while autocorrelation predominantly resides with the method itself. SPADs are integrated on a silicon chip together with passive quenching and digital pulse-shaping circuitry, using a standard 180 nm CMOS process. A separate FPGA chip derives random numbers from the detection signals. The basic QRNG cell, made of only two SPADs and a few logic circuits, can generate up to 20 Mbit/s that pass NIST statistical tests without any further postprocessing. This technology allows integration of a QRNG on a single silicon chip using readily available industrial processes.
Quantum random number generators (QRNGs) are a burgeoning technology used for a variety of applications, including modern security and encryption systems. Typical methods exploit an entropy source combined with an extraction or bit generation circuit in order to produce a random string. In integrated designs, there is often little modeling or analytical description of the entropy source, circuit extraction, and post-processing provided. In this work, we present a single-photon avalanche diode (SPAD)-based QRNG design, which utilizes the quantum random flip-flop (QRFF) method. Extensive modeling of detector and circuit imperfections that result in entropy degradation is performed. A new method to analytically model serial autocorrelations of the proposed bit generation method, which includes detector dead time, is proposed. Then, a Verilog-AMS model is developed in order to validate the analytical model in simulation. A novel transistor implementation of the QRFF circuit is presented, which enables compensation of the degradation in entropy inherent to the finite non-symmetric transitions of the random flip-flop. Finally, a full system containing two independent arrays of the QRFF circuit is manufactured and tested in a 55-nm bipolar–CMOS–DMOS (BCD) technology node, demonstrating bit generation statistics that are commensurate to the developed model. The full chip is able to generate 3.3 Gb/s of data when operated with an external LED. Pixelwise and spatial analysis of bias and correlation is performed. NIST STS (SP 800-22) and SP 800-90B are used to benchmark the generated bit strings.
The security of electronic devices has become a key requisite for the rapidly-expanding pervasive and hyper-connected world. Robust security protocols ensuring secure communication, device's resilience to attacks, authentication control and users privacy need to be implemented. Random Number Generators (RNGs) are the fundamental primitive in most secure protocols but, often, also the weakest one. Establishing security in billions of devices requires high quality random data generated at a sufficiently high throughput. On the other hand, the RNG should exhibit a high integration level with on-chip extraction to remove, in real time, potential imperfections. We present the first integrated Quantum RNG (QRNG) in a standard CMOS technology node. The QRNG is based on a parallel array of independent Single-Photon Avalanche Diodes (SPADs), homogeneously illuminated by a DC-biased LED, and co-integrated logic circuits for postprocessing. We describe the randomness generation process and we prove the quantum origin of entropy. We show that co-integration of combinational logic, even of high complexity, does not affect the quality of randomness. Our CMOS QRNG can reach up to 400 Mbit/s throughput with low power consumption. Thanks to the use of standard CMOS technology and a modular architecture, our QRNG is suitable for a highly scalable solution.
Optical quantum random number generators (QRNGs) are a special class of physical random data sources, whose randomness is established on elementary quantum optics processes. We present a QRNG based on a CMOS chip which overcomes the limitations of the commonly used optical QRNG and which achieves a random bit generation rate up to 200 Mb/s. The CMOS chip is based on an array of single-photon avalanche diodes (SPADs) and digital counters. We prove the absolute randomness of the generated random data through statistical test suites and even more stringent correlation and bias tests applied to 32 Gbit streams. The QRNG passes all tests; hence, it proves to be one of the fastest and more reliable CMOS optical QRNGs currently available.
A compact quantum random number generator (QRNG) based on an array of Single Photon Avalanche Diodes (SPADs) is presented here. The main feature of the proposed chip is the capability to generate random numbers without the use of any external source of light. In this view, SPADs are configured to be used in two ways: 1) as a controlled light emitter and 2) as a detector. An embedded logic is able to distinguish dark events against detected emitted photon in such a way to make the system sensitive only to the presence of light. The extracted random bits show a uniform distribution and the QRNG, thanks to an integrated conditioning block maximizing the output entropy, eventually passes all AIS31 tests. The average raw bit rate in the default device configuration (one enabled column) is measured equal to 800 kbps.
A quantum random number generator (QRNG) based on a silicon nanocrystals (Si-NCs) light emitting device (LED) coupled with a silicon single photon avalanche photodiode (Si-SPAD) is presented. A simple setup is used for the generation of random bits. The modeled approach assures a negligible bias on datasets of 100 Mbits length. The raw data pass all the statistical tests in the National Institute of Standards and Technology (NIST) suite without any post-processing operations. The bit-rate of 0.6 Mbps is achieved. The information-theoretically provable randomness extractor of Toeplitz-hashing function is applied to longer datasets (1 Gbits) to extract the randomness, to minimize the bias, and consequently pass all the NIST tests. Stabilizing the temperature, resetting the applied current to the LED, or a feedback system can also be used as parameter control solutions to generate good quality, long datasets of random numbers suitable for cryptographic applications.
This work describes a monolithically integrated photonic quantum random number generator (QRNG) in0.35μ m0.35 \mu ~\mathrm{m}0.35μ mCMOS. This QRNG consists of a light-emitting diode inside a deep N-well, a ring single-photon avalanche diode (SPAD), a fast cascoded active quenching and resetting circuit, and an analog evaluation circuit determining whether the random bit is a “0” or “1”. The random bits are created by comparison of two consecutive time intervals between photon detections using charging and discharging a capacitor with a constant current as well as a comparator. The time intervals can be in the range from 10 ns to10μ s10 \mu ~\mathrm{s}10μ s. With±3.3 V\pm 3.3 ~\mathrm{V}±3.3 Vsupply voltage, the power consumption of the complete circuits is between 1.1 mW and 4.55 mW depending on the LED emission and detection rate of the SPAD. After XOR-hashing, the NIST tests were passed.