Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:1905.11349

Full-Stack, Real-System Quantum Computer Studies: Architectural Comparisons and Design Insights

Prakash Murali, Norbert M. Linke, Margaret Martonosi, Ali Javadi-Abhari, Nhung H. Nguyen, C. Huerta Alderete

Published May 27, 2019• 44 citations
arXivHTMLPDF

Abstract

In recent years, Quantum Computing (QC) has progressed to the point where small working prototypes are available for use. Termed Noisy Intermediate-Scale Quantum (NISQ) computers, these prototypes are too small for large benchmarks or even for Quantum Error Correction, but they do have sufficient resources to run small benchmarks, particularly if compiled with optimizations to make use of scarce qubits and limited operation counts and coherence times. QC has not yet, however, settled on a particular preferred device implementation technology, and indeed different NISQ prototypes implement qubits with very different physical approaches and therefore widely-varying device and machine characteristics. Our work performs a full-stack, benchmark-driven hardware-software analysis of QC systems. We evaluate QC architectural possibilities, software-visible gates, and software optimizations to tackle fundamental design questions about gate set choices, communication topology, the factors affecting benchmark performance and compiler optimizations. In order to answer key cross-technology and cross-platform design questions, our work has built the first top-to-bottom toolflow to target different qubit device technologies, including superconducting and trapped ion qubits which are the current QC front-runners. We use our toolflow, TriQ, to conduct {\em real-system} measurements on 7 running QC prototypes from 3 different groups, IBM, Rigetti, and University of Maryland. From these real-system experiences at QC's hardware-software interface, we make observations about native and software-visible gates for different QC technologies, communication topologies, and the value of noise-aware compilation even on lower-noise platforms. This is the largest cross-platform real-system QC study performed thus far; its results have the potential to inform both QC device and compiler design going forward.

DOI
10.48550/arxiv.1905.11349

Related papers

Full-stack, real-system quantum computer studies

Prakash Murali, Norbert M. Linke, Margaret Martonosi +3 more

In recent years, Quantum Computing (QC) has progressed to the point where small working prototypes are available for use. Termed Noisy Intermediate-Scale Quantum (NISQ) computers, these prototypes are too small for large benchmarks or even for Quantum Error Correction (QEC), but they do have sufficient resources to run small benchmarks, particularly if compiled with optimizations to make use of scarce qubits and limited operation counts and coherence times. QC has not yet, however, settled on a particular preferred device implementation technology, and indeed different NISQ prototypes implement qubits with very different physical approaches and therefore widely-varying device and machine characteristics.

Proceedings - International Symposium on Computer Architecture/Proceedings•Jun 14, 2019•127 citations

Full-stack quantum computing systems in the NISQ era: algorithm-driven and hardware-aware compilation techniques

Medina Bandić, Sebastian Feld, Carmen G. Almudéver

The progress in developing quantum hardware with functional quantum processors integrating tens of noisy qubits, together with the availability of near-term quantum algorithms has led to the release of the first quantum computers. These quantum computing systems already integrate different software and hardware components of the so-called “full-stack”, bridging quantum applications to quantum devices. In this paper, we will provide an overview on current full-stack quantum computing systems. We will emphasize the need for tight co-design among adjacent layers as well as vertical cross-layer design to extract the most from noisy intermediate-scale quantum (NISQ) processors which are both error-prone and severely constrained in resources. As an example of co-design, we will focus on the development of hardware-aware and algorithm-driven compilation techniques.

arXiv:2204.06369•Design, Automation, and Test in Europe•Mar 14, 2022•30 citations

Benchmarking and Analysis of Noisy Intermediate-Scale Trapped Ion Quantum Computing Architectures

A. Kurlej, Sam Alterman, Kevin Obenland

Quantum computing is at the cusp of showing relevance for real-world problems. However, currently available devices are small in scale, and hardware demonstrations have shown limited applicability to scientific and commercial problems of interest. In this work, we investigate a set of application-specific noisy intermediate-scale quantum (NISQ) algorithms varying in size from 4-80 qubits, and use these benchmarks to evaluate trade-offs in the design of trapped ion quantum computing architectures. We have developed a tool-chain consisting of architecture specific compilation and simulation tools and used these tools to target five different candidate trapped ion quantum computing architectures. Using our tool-chain, we can estimate metrics such as application run-times and overhead. Additionally, we use our tools to determine the critical operations of an architecture and to study the sensitivity to architectural constraints in particular implementations. Our tools are designed to be flexible, allowing us to study a broad range of benchmarks, hardware architectures, physical constraints, and operation timing.

IEEE International Conference on Quantum Computing and Engineering (QCE)•Sep 1, 2022•5 citations

Architecting full-stack quantum computing systems in the NISQ era and beyond

Carmen G. Almudéver

The advances in quantum hardware with functional quantum processors integrating tens of noisy qubits, together with the availability of near-term quantum algorithms have allowed the development of the so-called full-stacks that bridge quantum applications with quantum devices. In this talk, we will provide an overview of the different layers of the quantum computing full-stack, with emphasis on the software ones that include the compilation of quantum algorithms. We will then discuss the need for optimal physical-aware and algorithm-driven compilation techniques in the midst of the NISQ (Noisy Intermediate-scale quantum) era. We will also focus on key principles for architecting quantum computers such as codesign, optimization and benchmarking and illustrate how the use of structured design space exploration methodologies could help towards the development of a cross-layer codesign framework for full-stack quantum computing systems. Finally, we will talk about the scalability of quantum computing systems, which is one of the main challenges the quantum computing community is currently facing.

•Nov 18, 2022•0 citations

From NISQ to Scalable Architectures: Challenges and Prospects for Practical Quantum Computing

Kalpana Galappaththi

Quantum computing has progressed from early demonstrations across superconducting, trapped ion, photonic, and spin-based platforms to increasingly integrated systems. However, transitioning from the noisy intermediate-scale quantum (NISQ) era to robust, fault tolerant implementations remain a central challenge. This paper presents a systematic review and synthesis of practical quantum computing, encompassing experimental advances, integrated photonics, error correction breakthroughs, software stack evolution, benchmarking practices, algorithmic readiness, and socio-technical dimensions. We critically assess current limitations and highlight emerging directions, including integrated photonic modules with high fidelity interconnects, real time decoders for surface code logical qubits, and hardware aware compiler strategies. Our analysis is grounded in peer-reviewed experimental data and model-based evaluations. Key findings include demonstrated logical error suppression via increased code distance, scalable photonic module prototypes, and refined resource estimates for cryptanalytic and simulation tasks. This paper concludes with a structured research agenda for 2025–2030, proposing four priority thrusts such as hardware QEC co design, reproducible cross platform benchmarking, modular/distributed architectures, and quantum networking with governance frameworks. This evidence based roadmap aims to align researchers and practitioners toward actionable milestones on the path to practical quantum computing.

International Conference on Advancements in Computing (ICAC)•Dec 9, 2025•0 citations

Architecting Noisy Intermediate-Scale Trapped Ion Quantum Computers

Prakash Murali, Dripto M. Debroy, Kenneth R. Brown +1 more

Trapped ions (TI) are a leading candidate for building Noisy Intermediate-Scale Quantum (NISQ) hardware. TI qubits have fundamental advantages over other technologies such as superconducting qubits, including high qubit quality, coherence and connectivity. However, current TI systems are small in size, with 5-20 qubits and typically use a single trap architecture which has fundamental scalability limitations. To progress towards the next major milestone of 50-100 qubit TI devices, a modular architecture termed the Quantum Charge Coupled Device (QCCD) has been proposed. In a QCCD-based TI device, small traps are connected through ion shuttling. While the basic hardware components for such devices have been demonstrated, building a 50-100 qubit system is challenging because of a wide range of design possibilities for trap sizing, communication topology and gate implementations and the need to match diverse application resource requirements.Towards realizing QCCD-based TI systems with 50-100 qubits, we perform an extensive application-driven architectural study evaluating the key design choices of trap sizing, communication topology and operation implementation methods. To enable our study, we built a design toolflow which takes a QCCD architecture's parameters as input, along with a set of applications and realistic hardware performance models. Our toolflow maps the applications onto the target device and simulates their execution to compute metrics such as application run time, reliability and device noise rates. Using six applications and several hardware design points, we show that trap sizing and communication topology choices can impact application reliability by up to three orders of magnitude. Microarchitectural gate implementation choices influence reliability by another order of magnitude. From these studies, we provide concrete recommendations to tune these choices to achieve highly reliable and performant application executions. With industry and academic efforts underway to build TI devices with 50-100 qubits, our insights have the potential to influence QC hardware in the near-future and accelerate the progress towards practical QC systems.

arXiv:2004.04706•Proceedings - International Symposium on Computer Architecture/Proceedings•May 1, 2020•83 citations
In recent years, Quantum Computing (QC) has progressed to the point where small working prototypes are available for use. Termed Noisy Intermediate-Scale Quantum (NISQ) computers, these prototypes are too small for large benchmarks or even for Quantum Error Correction, but they do have sufficient resources to run small benchmarks, particularly if compiled with optimizations to make use of scarce qubits and limited operation counts and coherence times. QC has not yet, however, settled on a particular preferred device implementation technology, and indeed different NISQ prototypes implement qubits with very different physical approaches and therefore widely-varying device and machine characteristics. Our work performs a full-stack, benchmark-driven hardware-software analysis of QC systems. We evaluate QC architectural possibilities, software-visible gates, and software optimizations to tackle fundamental design questions about gate set choices, communication topology, the factors affecting benchmark performance and compiler optimizations. In order to answer key cross-technology and cross-platform design questions, our work has built the first top-to-bottom toolflow to target different qubit device technologies, including superconducting and trapped ion qubits which are the current QC front-runners. We use our toolflow, TriQ, to conduct {\em real-system} measurements on 7 running QC prototypes from 3 different groups, IBM, Rigetti, and University of Maryland. From these real-system experiences at QC's hardware-software interface, we make observations about native and software-visible gates for different QC technologies, communication topologies, and the value of noise-aware compilation even on lower-noise platforms. This is the largest cross-platform real-system QC study performed thus far; its results have the potential to inform both QC device and compiler design going forward.
In recent years, Quantum Computing (QC) has progressed to the point where small working prototypes are available for use. Termed Noisy Intermediate-Scale Quantum (NISQ) computers, these prototypes are too small for large benchmarks or even for Quantum Error Correction (QEC), but they do have sufficient resources to run small benchmarks, particularly if compiled with optimizations to make use of scarce qubits and limited operation counts and coherence times. QC has not yet, however, settled on a particular preferred device implementation technology, and indeed different NISQ prototypes implement qubits with very different physical approaches and therefore widely-varying device and machine characteristics.
The progress in developing quantum hardware with functional quantum processors integrating tens of noisy qubits, together with the availability of near-term quantum algorithms has led to the release of the first quantum computers. These quantum computing systems already integrate different software and hardware components of the so-called “full-stack”, bridging quantum applications to quantum devices. In this paper, we will provide an overview on current full-stack quantum computing systems. We will emphasize the need for tight co-design among adjacent layers as well as vertical cross-layer design to extract the most from noisy intermediate-scale quantum (NISQ) processors which are both error-prone and severely constrained in resources. As an example of co-design, we will focus on the development of hardware-aware and algorithm-driven compilation techniques.
Quantum computing is at the cusp of showing relevance for real-world problems. However, currently available devices are small in scale, and hardware demonstrations have shown limited applicability to scientific and commercial problems of interest. In this work, we investigate a set of application-specific noisy intermediate-scale quantum (NISQ) algorithms varying in size from 4-80 qubits, and use these benchmarks to evaluate trade-offs in the design of trapped ion quantum computing architectures. We have developed a tool-chain consisting of architecture specific compilation and simulation tools and used these tools to target five different candidate trapped ion quantum computing architectures. Using our tool-chain, we can estimate metrics such as application run-times and overhead. Additionally, we use our tools to determine the critical operations of an architecture and to study the sensitivity to architectural constraints in particular implementations. Our tools are designed to be flexible, allowing us to study a broad range of benchmarks, hardware architectures, physical constraints, and operation timing.
The advances in quantum hardware with functional quantum processors integrating tens of noisy qubits, together with the availability of near-term quantum algorithms have allowed the development of the so-called full-stacks that bridge quantum applications with quantum devices. In this talk, we will provide an overview of the different layers of the quantum computing full-stack, with emphasis on the software ones that include the compilation of quantum algorithms. We will then discuss the need for optimal physical-aware and algorithm-driven compilation techniques in the midst of the NISQ (Noisy Intermediate-scale quantum) era. We will also focus on key principles for architecting quantum computers such as codesign, optimization and benchmarking and illustrate how the use of structured design space exploration methodologies could help towards the development of a cross-layer codesign framework for full-stack quantum computing systems. Finally, we will talk about the scalability of quantum computing systems, which is one of the main challenges the quantum computing community is currently facing.
Quantum computing has progressed from early demonstrations across superconducting, trapped ion, photonic, and spin-based platforms to increasingly integrated systems. However, transitioning from the noisy intermediate-scale quantum (NISQ) era to robust, fault tolerant implementations remain a central challenge. This paper presents a systematic review and synthesis of practical quantum computing, encompassing experimental advances, integrated photonics, error correction breakthroughs, software stack evolution, benchmarking practices, algorithmic readiness, and socio-technical dimensions. We critically assess current limitations and highlight emerging directions, including integrated photonic modules with high fidelity interconnects, real time decoders for surface code logical qubits, and hardware aware compiler strategies. Our analysis is grounded in peer-reviewed experimental data and model-based evaluations. Key findings include demonstrated logical error suppression via increased code distance, scalable photonic module prototypes, and refined resource estimates for cryptanalytic and simulation tasks. This paper concludes with a structured research agenda for 2025–2030, proposing four priority thrusts such as hardware QEC co design, reproducible cross platform benchmarking, modular/distributed architectures, and quantum networking with governance frameworks. This evidence based roadmap aims to align researchers and practitioners toward actionable milestones on the path to practical quantum computing.
Trapped ions (TI) are a leading candidate for building Noisy Intermediate-Scale Quantum (NISQ) hardware. TI qubits have fundamental advantages over other technologies such as superconducting qubits, including high qubit quality, coherence and connectivity. However, current TI systems are small in size, with 5-20 qubits and typically use a single trap architecture which has fundamental scalability limitations. To progress towards the next major milestone of 50-100 qubit TI devices, a modular architecture termed the Quantum Charge Coupled Device (QCCD) has been proposed. In a QCCD-based TI device, small traps are connected through ion shuttling. While the basic hardware components for such devices have been demonstrated, building a 50-100 qubit system is challenging because of a wide range of design possibilities for trap sizing, communication topology and gate implementations and the need to match diverse application resource requirements.Towards realizing QCCD-based TI systems with 50-100 qubits, we perform an extensive application-driven architectural study evaluating the key design choices of trap sizing, communication topology and operation implementation methods. To enable our study, we built a design toolflow which takes a QCCD architecture's parameters as input, along with a set of applications and realistic hardware performance models. Our toolflow maps the applications onto the target device and simulates their execution to compute metrics such as application run time, reliability and device noise rates. Using six applications and several hardware design points, we show that trap sizing and communication topology choices can impact application reliability by up to three orders of magnitude. Microarchitectural gate implementation choices influence reliability by another order of magnitude. From these studies, we provide concrete recommendations to tune these choices to achieve highly reliable and performant application executions. With industry and academic efforts underway to build TI devices with 50-100 qubits, our insights have the potential to influence QC hardware in the near-future and accelerate the progress towards practical QC systems.