Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Journal of Applied Automation Technologies

Multi-Level Quantum Error Correction in Scalable Quantum Computing Architectures

Stefan Grzegorz Kuc, Miłosz Barański

Published May 24, 2023• 0 citations
Publisher

Abstract

Without increasing decoding delay, fault-tolerant quantum processing must lessen the effects of physical noise, measurement errors, leakage errors, and correlated disturbances. A multi-level quantum error correcting architecture for scalable quantum processors is examined in this research. Physical-layer syndrome extraction, logical-layer stabilizer decoding, and architecture-level error propagation control are the three types of correction. To balance the dependability of local rectification with global logical consistency, a comparatively compact noise-aware decoding technique has been presented. According to simulation data, the suggested architecture has enhanced robustness to correlated noise by 31.8%, decreased the average decoding delay by 24.3%, and reduced the logical error rate by 37.6% when compared to a single-level surface-code baseline. According to the findings, the hierarchical correction approach offers a suitable trade-off between accuracy and resource usage for real-time decoding. For large-scale quantum computing systems, the paper offers an engineering-focused correction model that simultaneously takes decoder responsiveness, qubit layout, and logical fidelity into account.

DOI
10.64972/jaat.2023v1.288p10e:134-147

Related papers

Multi-Level Quantum Error Correction in Scalable Quantum Computing Architectures

Beatrice Moretti, Matilde Parisi, Camilla Pozzi

Effective error correction is required to mitigate the effects of physical noise and safeguard logical qubits for fault-tolerant computation in order to realize large-scale quantum computers. Because physical gate defects, measurement mistakes, leakage errors, and correlated noise can propagate across processing levels, single-level quantum error correction is typically not appropriate for large-scale quantum structures. This research proposes a multi-level quantum error correction framework for scalable quantum computing architectures. Physical-layer syndrome extraction, logical-layer stabilizer decoding, and architecture-level error propagation control are the methods used. To minimize the buildup of logical errors in the deep circuit and under qubit connection limits, a multi-level decoding technique is employed. According to the simulation results, the suggested framework increases the fault-tolerant circuit success rate by 12.6% over single-level correction and has a logical error rate of 1.7×10⁻5 under a physical error rate of 10⁻³. According to the research, a large-scale quantum computing system can be made more reliable by utilizing many tiers of quantum error correction.

Journal of Applied Automation Technologies•Oct 27, 2023•0 citations

Federated Model Training Method for Distributed IoT Terminals Based on Privacy-Preserving FedAvg

Osman Şahin, Hasan Yıldız, Enver Hacıoğlu

Effective error correction is required to mitigate the effects of physical noise and safeguard logical qubits for fault-tolerant computation in order to realize large-scale quantum computers. Because physical gate defects, measurement mistakes, leakage errors, and correlated noise can propagate across processing levels, single-level quantum error correction is typically not appropriate for large-scale quantum structures. This research proposes a multi-level quantum error correction framework for scalable quantum computing architectures. Physical-layer syndrome extraction, logical-layer stabilizer decoding, and architecture-level error propagation control are the methods used. To minimize the buildup of logical errors in the deep circuit and under qubit connection limits, a multi-level decoding technique is employed. According to the simulation results, the suggested framework increases the fault-tolerant circuit success rate by 12.6% over single-level correction and has a logical error rate of 1.7×10⁻5 under a physical error rate of 10⁻³. According to the research, a large-scale quantum computing system can be made more reliable by utilizing many tiers of quantum error correction.

Journal of Applied Automation Technologies•Oct 10, 2023•0 citations

AFS: Accurate, Fast, and Scalable Error-Decoding for Fault-Tolerant Quantum Computers

Poulami Das, Christopher A. Pattison, Srilatha Manne +4 more

Quantum computers promise computational advantages for many important problems across various application domains. Unfortunately, physical quantum devices are highly susceptible to errors that limit us from running most of these quantum applications. Quantum Error Correction (QEC) codes are required to implement Fault-Tolerant Quantum Computers (FTQC) on which computations can be performed without encountering errors. Error decoding is a critical component of quantum error correction and is responsible for transforming a set of qubit measurements generated by the QEC code, called the syndrome, into error locations and error types. For the feasibility of implementation, error decoders must not only identify errors with high accuracy, but also be fast and scalable to a large number of qubits. Unfortunately, most of the prior works on error decoding have focused primarily only on the accuracy and have relied on software implementations that are too slow to be of practical use. Furthermore, these studies only look at designing a single decoder and do not analyze the challenges involved in scaling the storage and bandwidth requirements when performing error correction in large systems with thousands of qubits.In this paper, we present AFS, an accurate, fast, and scalable decoder architecture that is designed to operate in the context of systems with hundreds of logical qubits. We present the hardware implementation of AFS, which is based on the Union Find decoding algorithm and employs a three-stage pipelined design. AFS provides orders of magnitude higher accuracy compared to recent SFQ-based hardware decoders (logical error rate of 6×10−10for physical error rate of 10−3) and low decoding latency (42ns on average), while being robust to measurement errors introduced while extracting syndromes during the QEC cycles. We also reduce the amount of decoding hardware required to perform QEC simultaneously on all the logical qubits by co-designing the micro-architecture across multiple decoding units. Our proposed Conjoined-Decoder Architecture (CDA) reduces the storage overhead by 70% (10MB to 2.8MB). Finally, we reduce the bandwidth overheads required to transmit syndromes from the qubits to the decoders by exploiting the sparsity in the syndromes and compressing the data. Our proposed Syndrome Compression reduces the bandwidth requirement by 30x, on an average.

IEEE International Symposium on High-Performance Computer Architecture (HPCA)•Apr 1, 2022•59 citations

Quantum Error Correction and Fault-Tolerant Computing: Recent Progress in Codes, Decoders, and Architectures

Volkan Erol

Quantum error correction (QEC) represents the cornerstone technology for realizing fault-tolerant quantum computing, addressing the fundamental challenge of quantum state decoherence in noisy intermediate-scale quantum (NISQ) devices. This comprehensive review examines recent advances in QEC implementations from 2020-2024, spanning theoretical foundations to practical hardware demonstrations. We analyze the evolution from pioneering stabilizer codes to modern topological approaches, with particular emphasis on surface codes and low-density parity-check (LDPC) codes that have demonstrated below-threshold error correction in superconducting and trapped-ion systems. The paper provides a comparative analysis of classical and machine learning-based decoder algorithms, evaluating their performance through complexity analysis and threshold comparisons in real-time error correction scenarios. Through examination of breakthrough experiments by Google, IBM, Quantinuum, and emerging platforms, we assess the current state of fault-tolerant quantum computing and identify critical engineering challenges including correlated noise models, cryogenic control systems, and scalable logical gate implementations. Our quantitative analysis reveals that while significant progress has been made toward practical fault-tolerance thresholds, achieving the resource efficiency and reliability required for large-scale quantum computation remains challenging. We provide detailed resource estimates for key applications including Shor's algorithm and optimization problems, along with analysis of industry roadmaps toward thousand-logical-qubit systems. This review serves as a comprehensive guide for researchers and engineers working toward the next generation of fault-tolerant quantum computers, with particular focus on information-theoretic perspectives relevant to quantum information entropy and syndrome processing.

•Sep 26, 2025•1 citation

Real-time decoding of quantum error correction codes using high-performance computing

Lingling Lao, Qiang Wang, Yuanqi Liu +10 more

Quantum error correction (QEC) is indispensable for building scalable fault-tolerant quantum computers. Effective QEC demands stringent real-time decoding: the decoder must process syndrome measurements and determine corrections within a time scale--typically on the order of microseconds, to avoid data backlog. Scaling to large number of logical qubits further necessitates significant computational resources. In this work, we propose an architecture, called \emph{THQLink}, for real-time decoding of quantum error correction codes using high-performance computing (HPC) resources. The network connecting the HPC and the control system of quantum processing unit (QPU) is built on TH-Express and can be adapted to different quantum technologies and their associated control stacks. We report a round-trip latency of 2.944 $μ$s on average, with an incremental overhead of 130 ns per additional hop. Using a parallel window strategy, we demonstrate real-time decoding (1 $μ$s per QEC round) of the surface code up to distance 19 using a matching-based decoder on CPUs. Our work presents a scalable framework for real-time decoding in fault-tolerant quantum computing. It can be readily applied to quantum-centric supercomputers that feature tight integration between QPU and HPC resources, thereby enabling efficient support for hybrid quantum-classical algorithms and computation-intensive workloads offloaded from the QPU.

quant-pharXiv:2608.03948•Aug 5, 2026•0 citations

Quantum Error Correction and Fault-Tolerant Computing: Recent Progress in Codes, Decoders, and Architectures

Volkan Erol

Quantum error correction (QEC) represents the cornerstone technology for realizing fault-tolerant quantum computing, addressing the fundamental challenge of quantum state decoherence in noisy intermediate-scale quantum (NISQ) devices. This comprehensive review examines recent advances in QEC implementations from 2020-2024, spanning theoretical foundations to practical hardware demonstrations. We analyze the evolution from pioneering stabilizer codes to modern topological approaches, with particular emphasis on surface codes and low-density parity-check (LDPC) codes that have demonstrated below-threshold error correction in superconducting and trapped-ion systems. The paper provides a comparative analysis of classical and machine learning-based decoder algorithms, evaluating their performance through complexity analysis and threshold comparisons in real-time error correction scenarios. Through examination of breakthrough experiments by Google, IBM, Quantinuum, and emerging platforms, we assess the current state of fault-tolerant quantum computing and identify critical engineering challenges including correlated noise models, cryogenic control systems, and scalable logical gate implementations. Our quantitative analysis reveals that while significant progress has been made toward practical fault-tolerance thresholds, achieving the resource efficiency and reliability required for large-scale quantum computation remains challenging. We provide detailed resource estimates for key applications including Shor's algorithm and optimization problems, along with analysis of industry roadmaps toward thousand-logical-qubit systems. This review serves as a comprehensive guide for researchers and engineers working toward the next generation of fault-tolerant quantum computers, with particular focus on information-theoretic perspectives relevant to quantum information entropy and syndrome processing.

•Sep 30, 2025•3 citations
Without increasing decoding delay, fault-tolerant quantum processing must lessen the effects of physical noise, measurement errors, leakage errors, and correlated disturbances. A multi-level quantum error correcting architecture for scalable quantum processors is examined in this research. Physical-layer syndrome extraction, logical-layer stabilizer decoding, and architecture-level error propagation control are the three types of correction. To balance the dependability of local rectification with global logical consistency, a comparatively compact noise-aware decoding technique has been presented. According to simulation data, the suggested architecture has enhanced robustness to correlated noise by 31.8%, decreased the average decoding delay by 24.3%, and reduced the logical error rate by 37.6% when compared to a single-level surface-code baseline. According to the findings, the hierarchical correction approach offers a suitable trade-off between accuracy and resource usage for real-time decoding. For large-scale quantum computing systems, the paper offers an engineering-focused correction model that simultaneously takes decoder responsiveness, qubit layout, and logical fidelity into account.
Effective error correction is required to mitigate the effects of physical noise and safeguard logical qubits for fault-tolerant computation in order to realize large-scale quantum computers. Because physical gate defects, measurement mistakes, leakage errors, and correlated noise can propagate across processing levels, single-level quantum error correction is typically not appropriate for large-scale quantum structures. This research proposes a multi-level quantum error correction framework for scalable quantum computing architectures. Physical-layer syndrome extraction, logical-layer stabilizer decoding, and architecture-level error propagation control are the methods used. To minimize the buildup of logical errors in the deep circuit and under qubit connection limits, a multi-level decoding technique is employed. According to the simulation results, the suggested framework increases the fault-tolerant circuit success rate by 12.6% over single-level correction and has a logical error rate of 1.7×10⁻5 under a physical error rate of 10⁻³. According to the research, a large-scale quantum computing system can be made more reliable by utilizing many tiers of quantum error correction.
Effective error correction is required to mitigate the effects of physical noise and safeguard logical qubits for fault-tolerant computation in order to realize large-scale quantum computers. Because physical gate defects, measurement mistakes, leakage errors, and correlated noise can propagate across processing levels, single-level quantum error correction is typically not appropriate for large-scale quantum structures. This research proposes a multi-level quantum error correction framework for scalable quantum computing architectures. Physical-layer syndrome extraction, logical-layer stabilizer decoding, and architecture-level error propagation control are the methods used. To minimize the buildup of logical errors in the deep circuit and under qubit connection limits, a multi-level decoding technique is employed. According to the simulation results, the suggested framework increases the fault-tolerant circuit success rate by 12.6% over single-level correction and has a logical error rate of 1.7×10⁻5 under a physical error rate of 10⁻³. According to the research, a large-scale quantum computing system can be made more reliable by utilizing many tiers of quantum error correction.
Quantum computers promise computational advantages for many important problems across various application domains. Unfortunately, physical quantum devices are highly susceptible to errors that limit us from running most of these quantum applications. Quantum Error Correction (QEC) codes are required to implement Fault-Tolerant Quantum Computers (FTQC) on which computations can be performed without encountering errors. Error decoding is a critical component of quantum error correction and is responsible for transforming a set of qubit measurements generated by the QEC code, called the syndrome, into error locations and error types. For the feasibility of implementation, error decoders must not only identify errors with high accuracy, but also be fast and scalable to a large number of qubits. Unfortunately, most of the prior works on error decoding have focused primarily only on the accuracy and have relied on software implementations that are too slow to be of practical use. Furthermore, these studies only look at designing a single decoder and do not analyze the challenges involved in scaling the storage and bandwidth requirements when performing error correction in large systems with thousands of qubits.In this paper, we present AFS, an accurate, fast, and scalable decoder architecture that is designed to operate in the context of systems with hundreds of logical qubits. We present the hardware implementation of AFS, which is based on the Union Find decoding algorithm and employs a three-stage pipelined design. AFS provides orders of magnitude higher accuracy compared to recent SFQ-based hardware decoders (logical error rate of 6×10−10for physical error rate of 10−3) and low decoding latency (42ns on average), while being robust to measurement errors introduced while extracting syndromes during the QEC cycles. We also reduce the amount of decoding hardware required to perform QEC simultaneously on all the logical qubits by co-designing the micro-architecture across multiple decoding units. Our proposed Conjoined-Decoder Architecture (CDA) reduces the storage overhead by 70% (10MB to 2.8MB). Finally, we reduce the bandwidth overheads required to transmit syndromes from the qubits to the decoders by exploiting the sparsity in the syndromes and compressing the data. Our proposed Syndrome Compression reduces the bandwidth requirement by 30x, on an average.
Quantum error correction (QEC) represents the cornerstone technology for realizing fault-tolerant quantum computing, addressing the fundamental challenge of quantum state decoherence in noisy intermediate-scale quantum (NISQ) devices. This comprehensive review examines recent advances in QEC implementations from 2020-2024, spanning theoretical foundations to practical hardware demonstrations. We analyze the evolution from pioneering stabilizer codes to modern topological approaches, with particular emphasis on surface codes and low-density parity-check (LDPC) codes that have demonstrated below-threshold error correction in superconducting and trapped-ion systems. The paper provides a comparative analysis of classical and machine learning-based decoder algorithms, evaluating their performance through complexity analysis and threshold comparisons in real-time error correction scenarios. Through examination of breakthrough experiments by Google, IBM, Quantinuum, and emerging platforms, we assess the current state of fault-tolerant quantum computing and identify critical engineering challenges including correlated noise models, cryogenic control systems, and scalable logical gate implementations. Our quantitative analysis reveals that while significant progress has been made toward practical fault-tolerance thresholds, achieving the resource efficiency and reliability required for large-scale quantum computation remains challenging. We provide detailed resource estimates for key applications including Shor's algorithm and optimization problems, along with analysis of industry roadmaps toward thousand-logical-qubit systems. This review serves as a comprehensive guide for researchers and engineers working toward the next generation of fault-tolerant quantum computers, with particular focus on information-theoretic perspectives relevant to quantum information entropy and syndrome processing.
Quantum error correction (QEC) is indispensable for building scalable fault-tolerant quantum computers. Effective QEC demands stringent real-time decoding: the decoder must process syndrome measurements and determine corrections within a time scale--typically on the order of microseconds, to avoid data backlog. Scaling to large number of logical qubits further necessitates significant computational resources. In this work, we propose an architecture, called \emph{THQLink}, for real-time decoding of quantum error correction codes using high-performance computing (HPC) resources. The network connecting the HPC and the control system of quantum processing unit (QPU) is built on TH-Express and can be adapted to different quantum technologies and their associated control stacks. We report a round-trip latency of 2.944 μμμs on average, with an incremental overhead of 130 ns per additional hop. Using a parallel window strategy, we demonstrate real-time decoding (1 μμμs per QEC round) of the surface code up to distance 19 using a matching-based decoder on CPUs. Our work presents a scalable framework for real-time decoding in fault-tolerant quantum computing. It can be readily applied to quantum-centric supercomputers that feature tight integration between QPU and HPC resources, thereby enabling efficient support for hybrid quantum-classical algorithms and computation-intensive workloads offloaded from the QPU.
Quantum error correction (QEC) represents the cornerstone technology for realizing fault-tolerant quantum computing, addressing the fundamental challenge of quantum state decoherence in noisy intermediate-scale quantum (NISQ) devices. This comprehensive review examines recent advances in QEC implementations from 2020-2024, spanning theoretical foundations to practical hardware demonstrations. We analyze the evolution from pioneering stabilizer codes to modern topological approaches, with particular emphasis on surface codes and low-density parity-check (LDPC) codes that have demonstrated below-threshold error correction in superconducting and trapped-ion systems. The paper provides a comparative analysis of classical and machine learning-based decoder algorithms, evaluating their performance through complexity analysis and threshold comparisons in real-time error correction scenarios. Through examination of breakthrough experiments by Google, IBM, Quantinuum, and emerging platforms, we assess the current state of fault-tolerant quantum computing and identify critical engineering challenges including correlated noise models, cryogenic control systems, and scalable logical gate implementations. Our quantitative analysis reveals that while significant progress has been made toward practical fault-tolerance thresholds, achieving the resource efficiency and reliability required for large-scale quantum computation remains challenging. We provide detailed resource estimates for key applications including Shor's algorithm and optimization problems, along with analysis of industry roadmaps toward thousand-logical-qubit systems. This review serves as a comprehensive guide for researchers and engineers working toward the next generation of fault-tolerant quantum computers, with particular focus on information-theoretic perspectives relevant to quantum information entropy and syndrome processing.