Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

An Overview Of Assuring Fault Tolerance In Quantum Computers Through Quantum Error Correction

Raghav Sriram

Published Jul 5, 2025• 0 citations
OpenAlex

Abstract

An Overview Of Assuring Fault Tolerance In Quantum Computers Through Quantum Error Correction

Related papers

Fault-Tolerant Quantum Error Correction and Fault-Tolerant Quantum Computing

Ivan B. Djordjević

Elsevier eBooks•Jan 1, 2012•0 citations

Fault-Tolerant Quantum Error Correction and Fault-Tolerant Quantum Computing

Ivan B. Djordjević

Elsevier eBooks•Jan 1, 2021•1 citation

Quantum Error Correction and Fault-Tolerance

Daniel Gottesman

I give an overview of the basic concepts behind quantum error correction and quantum fault tolerance. This includes the quantum error correction conditions, stabilizer codes, CSS codes, transversal gates, fault-tolerant error correction, and the threshold theorem.

arXiv:quant-ph/0507174•Jul 18, 2005•5 citations

Study of quantum error correction and fault tolerant quantum computing

Saurabh Mehta

•Jul 1, 2017•0 citations

Fault-tolerant quantum error correction on near-term quantum processors using flag and bridge qubits

Lingling Lao, Carmen G. Almudéver

Fault-tolerant (FT) computation by using quantum error correction (QEC) is essential for realizing large-scale quantum algorithms. Devices are expected to have enough qubits to demonstrate aspects of fault tolerance in the near future. However, these near-term quantum processors will only contain a small amount of noisy qubits and allow limited qubit connectivity. Fault-tolerant schemes that not only have low qubit overhead but also comply with geometrical interaction constraints are therefore necessary. In this work, we combine flag fault tolerance with quantum circuit mapping, to enable an efficient flag-bridge approach to implement FT QEC on near-term devices. We further show an example of performing the Steane code error correction on two current superconducting processors and numerically analyze their performance with circuit level noise. The simulation results show that the QEC circuits that measure more stabilizers in parallel have lower logical error rates. We also observe that the Steane code can outperform the distance-3 surface code using flag-bridge error correction. In addition, we foresee potential applications of the flag-bridge approach such as FT computation using lattice surgery and code deformation techniques.

arXiv:1909.07628•Physical Review A•Mar 20, 2020•33 citations

QUANTUM ERROR CORRECTION AND FAULT-TOLERANT QUANTUM COMPUTING

Frank Gaitan, Ran Li

•Nov 1, 2009•38 citations
Fault-tolerant (FT) computation by using quantum error correction (QEC) is essential for realizing large-scale quantum algorithms. Devices are expected to have enough qubits to demonstrate aspects of fault tolerance in the near future. However, these near-term quantum processors will only contain a small amount of noisy qubits and allow limited qubit connectivity. Fault-tolerant schemes that not only have low qubit overhead but also comply with geometrical interaction constraints are therefore necessary. In this work, we combine flag fault tolerance with quantum circuit mapping, to enable an efficient flag-bridge approach to implement FT QEC on near-term devices. We further show an example of performing the Steane code error correction on two current superconducting processors and numerically analyze their performance with circuit level noise. The simulation results show that the QEC circuits that measure more stabilizers in parallel have lower logical error rates. We also observe that the Steane code can outperform the distance-3 surface code using flag-bridge error correction. In addition, we foresee potential applications of the flag-bridge approach such as FT computation using lattice surgery and code deformation techniques.