Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Lecture notes in computer science

Quantum Circuits of AES with a Low-Depth Linear Layer and a New Structure

Haotian Shi, Xiutao Feng

Published Dec 11, 2024• 15 citations
Publisher
DOI
10.1007/978-981-96-0944-4_12

Related papers

Improved Quantum Circuits for AES: Reducing the Depth and the Number of Qubits

Qun Liu, Bart Preneel A, Zheng Zhao +1 more

Lecture notes in computer science•Jan 1, 2023•29 citations

Synthesizing Quantum Circuits of AES with Lower T-depth and Less Qubits

Zhenyu Huang, Siwei Sun

Lecture notes in computer science•Jan 1, 2022•60 citations

Utilizing Circulant Structure to Optimize the Implementations of Linear Layers

Buji Xu, Xiaoming Sun

In this paper, we propose a novel approach for optimizing the linear layer used in symmetric cryptography. It is observed that these matrices often have circulant structure. The basic idea of this work is to utilize the property to construct a sequence of transformation matrices, which allows subsequent heuristic algorithms to find more efficient implementations. Our results outperform previous works for various linear layers of block ciphers. For Whirlwind M0 , we obtain two implementations with 159 XOR counts (8% better than Yuan et al. at FSE 2025) and depth 17 (39% better than Shi et al. at AsiaCrypt 2024) respectively. For AES MixColumn, our automated method produces a quantum circuit with depth 10, which nearly matches the manually optimized state-of-the-art result by Zhang et al. at IEEE TC 2024, only with 2 extra CNOTs.

cs.CRCross-listedarXiv:2511.18226•Nov 25, 2025

Quantum Circuit Synthesis for AES with Low DW-Cost

Haoyu Liao, Qing-bin Luo

Lecture notes in computer science•Dec 7, 2025•0 citations

Optimized Quantum Circuit of AES With Interlacing-Uncompute Structure

Mengyuan Zhang, Tairong Shi, Wenling Wu +1 more

In the post-quantum era, the security level of encryption algorithms is often evaluated based on the quantum resources required to attack AES. In this work, we make thoroughly estimations on various performance metrics of the quantum circuit of AES-128/192/256. Firstly, we introduce a generic round structure for in-place implementation of the AES algorithm, maximizing the parallelism between nonlinear components. Specifically, when employed as an encryption oracle, our structure reduces the$T$-depth from$2rd$to$(r+1)d$. Furthermore, by leveraging the properties of block-cyclic matrices, we present an in-place implementation circuit for MixColumn with depth 10, utilizing 105 CNOT gates. In relation to the S-box, we have assessed its minimum circuit width at different$T$-depths and provide multiple versions of circuit implementations for a depth-width trade-off. Finally, based on our optimized S-box circuit, we conduct a comprehensive analysis of the implementation complexity of different round structures, where our structure exhibits significant advantages in terms of low$T$-depth.

IEEE Transactions on Computers•Aug 23, 2024•11 citations

Quantum Circuit Implementations of AES with Fewer Qubits

Jian Xiao Zou, Zihao Wei, Siwei Sun +2 more

Lecture notes in computer science•Jan 1, 2020•81 citations
In this paper, we propose a novel approach for optimizing the linear layer used in symmetric cryptography. It is observed that these matrices often have circulant structure. The basic idea of this work is to utilize the property to construct a sequence of transformation matrices, which allows subsequent heuristic algorithms to find more efficient implementations. Our results outperform previous works for various linear layers of block ciphers. For Whirlwind M0 , we obtain two implementations with 159 XOR counts (8% better than Yuan et al. at FSE 2025) and depth 17 (39% better than Shi et al. at AsiaCrypt 2024) respectively. For AES MixColumn, our automated method produces a quantum circuit with depth 10, which nearly matches the manually optimized state-of-the-art result by Zhang et al. at IEEE TC 2024, only with 2 extra CNOTs.
In the post-quantum era, the security level of encryption algorithms is often evaluated based on the quantum resources required to attack AES. In this work, we make thoroughly estimations on various performance metrics of the quantum circuit of AES-128/192/256. Firstly, we introduce a generic round structure for in-place implementation of the AES algorithm, maximizing the parallelism between nonlinear components. Specifically, when employed as an encryption oracle, our structure reduces theTTT-depth from2rd2rd2rdto(r+1)d(r+1)d(r+1)d. Furthermore, by leveraging the properties of block-cyclic matrices, we present an in-place implementation circuit for MixColumn with depth 10, utilizing 105 CNOT gates. In relation to the S-box, we have assessed its minimum circuit width at differentTTT-depths and provide multiple versions of circuit implementations for a depth-width trade-off. Finally, based on our optimized S-box circuit, we conduct a comprehensive analysis of the implementation complexity of different round structures, where our structure exhibits significant advantages in terms of lowTTT-depth.