Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Annalen der Physik

(Ann. Phys. 4/2024)

Published Apr 1, 2024• 0 citations
Publisher

Abstract

Quantum Computing This cover image, related to article number 2300457 by Selçuk Çakmak and co-workers, illustrates the layers of a soft-core processor to execute RISC (reduced instruction set computer)-V instruction set architecture (RISC-V assembly code) on a quantum processing unit (QPU) based on superconducting qubits. The soft-core processor circuit layer represents a quantum circuit that realizes the example code on the QPU. As a result, the quantum computer (QC) writes the message on the QC terminal screen.

DOI
10.1002/andp.202470008

Related papers

Implementing quantum computing on superconducting qubits

Paul Yuan Zheng Tan

Quantum computing utilizes quantum mechanics to perform computations with superconducting qubits being the more mature technology as of writing in realizing a quantum computer. In this thesis, we describe an implementation of a Quantum Processor Unit (QPU), which is used to execute instructions in the form of microwave pulses on a superconducting qubit device through the use of signal generators and to perform qubit readout. We further extend the QPU as a platform to perform qubit characterization tasks such as spectroscopy and decoherence measurements in order to determine and optimize the working parameters to perform quantum gate operations. We also demonstrate the use of the QPU in performing qubit experiments such as Gauss Sum Factorization in determining the factors of an integer and the Bell Inequality test in examining the entanglement strength between a pair of qubits. We bridge the divide of quantum computation and qubit hardware in the compilation of quantum circuits into microwave pulse sequences for the QPU to execute. The process of compilation, as well as hardware limitations and pre-compilation optimization procedures are discussed. Finally, we show an example of executing a variational quantum algorithm and break down this example in all layers from the quantum circuit provided by the user to the pulse sequence that will be executed on the QPU.

•Jan 1, 2022•0 citations

Quantum Computer Architecture Toward Full-Stack Quantum Accelerators

Koen Bertels, Aritra Sarkar, Thomas Hubregtsen +6 more

This article presents the definition and implementation of a quantum computer architecture to enable creating a new computational device-a quantum computer as an accelerator. A key question addressed is what such a quantum computer is and how it relates to the classical processor that controls the entire execution process. In this article, we present explicitly the idea of a quantum accelerator that contains the full stack of the layers of an accelerator. Such a stack starts at the highest level describing the target application of the accelerator. The next layer abstracts the quantum logic outlining the algorithm that is to be executed on the quantum accelerator. In our case, the logic is expressed in the universal quantum-classical hybrid computation language developed in the group, called OpenQL, which visualized the quantum processor as a computational accelerator. The OpenQL compiler translates the program to a common assembly language, called cQASM, which can be executed on a quantum simulator. The cQASM represents the instruction set that can be executed by the microarchitecture implemented in the quantum accelerator. In a subsequent step, the compiler can convert the cQASM to generate the eQASM, which is executable on a particular experimental device incorporating the platform-specific parameters. This way, we are able to distinguish clearly the experimental research toward better qubits, and the industrial and societal applications that need to be developed and executed on a quantum device. The first case offers experimental physicists with a full-stack experimental platform using realistic qubits with decoherence and error-rates, whereas the second case offers perfect qubits to the quantum application developer, where there is neither decoherence nor error-rates. We conclude the article by explicitly presenting three examples of full-stack quantum accelerators, for an experimental superconducting processor, for quantum accelerated genome sequencing and for near-term generic optimization problems based on quantum heuristic approaches. The two later full-stack models are currently being actively researched in our group.

IEEE Transactions on Quantum Engineering•Jan 1, 2020•35 citations

Implementing the Quantum von Neumann Architecture with Superconducting Circuits

M. Mariantoni, H. Wang, Tsuyoshi Yamamoto +14 more

The von Neumann architecture for a classical computer comprises a central processing unit and a memory holding instructions and data. We demonstrate a quantum central processing unit that exchanges data with a quantum random-access memory integrated on a chip, with instructions stored on a classical computer. We test our quantum machine by executing codes that involve seven quantum elements: Two superconducting qubits coupled through a quantum bus, two quantum memories, and two zeroing registers. Two vital algorithms for quantum computing are demonstrated, the quantum Fourier transform, with 66% process fidelity, and the three-qubit Toffoli-class OR phase gate, with 98% phase fidelity. Our results, in combination especially with longer qubit coherence, illustrate a potentially viable approach to factoring numbers and implementing simple quantum error correction codes.

arXiv:1109.3743•Science•Sep 1, 2011•319 citations

Quantum processing unit

Vinod Kumar Khanna

Incompatibility of classical memory for quantum computing is explained. Efficient storage/modification of quantum or classical data is accomplished by using a quantum random-access memory (QRAM). A QRAM applies the principle of quantum superposition for simultaneously accessing all the data stored in the memory cell to assure the superior performance of quantum algorithms. Data reading and writing in a bucket-brigade QRAM are described and the feasibility of its optical implementation is discussed. Quantum computers are understood through layered architectures, viz., 3-, 4-, and 5-layer architectures. Organization of a superconducting quantum computer is illustrated by considering a generic architecture. The superconducting transmon qubits produced inside a dilution refrigerator are manipulated by sequences of microwave pulses. Electronic systems used for producing the control signals and reading the quantum information are described. Quantum computers have been built by several industry giants. Improved quantum processors are being assembled with continuous advancements and refinements. Future computing is likely to follow a hybrid paradigm in which the quantum computers will work in tandem with classical computers in a seamless, integrated environment. Each type of computing will complement the strengths and weaknesses of its counterpart.

Institute of Physics eBooks•Jan 1, 2025•0 citations

An extension to the RISC-V instruction set architecture for quantum systems

R. Jones

As researchers race to realize novel applications for quantum technologies, they require an increasing level of flexibility and performance from their control and data acquisition hardware. In response, commercial and open-source control hardware solutions have increased support for features found in standard classical processors with varying levels of feature parity. This paper suggests that full processor feature parity for quantum control is possible and proposes an extension to the RISC-V instruction architecture to make that feasible.

IET conference proceedings.•Dec 18, 2023•0 citations

Quantum Computer Architecture: Towards Full-Stack Quantum Accelerators

Koen Bertels, Aritra Sarkar, Thomas Hubregtsen +5 more

This paper presents the definition and implementation of a quantum computer architecture to enable creating a new computational device - a quantum computer as an accelerator. A key question addressed is what such a quantum computer is and how it relates to the classical processor that controls the entire execution process. In this paper, we present explicitly the idea of a quantum accelerator which contains the full stack of the layers of an accelerator. Such a stack starts at the highest level describing the target application of the accelerator. The next layer abstracts the quantum logic outlining the algorithm that is to be executed on the quantum accelerator. In our case, the logic is expressed in the universal quantum-classical hybrid computation language developed in the group, called OpenQL, which visualised the quantum processor as a computational accelerator. The OpenQL compiler translates the program to a common assembly language, called cQASM, which can be executed on a quantum simulator. The cQASM represents the instruction set that can be executed by the micro-architecture implemented in the quantum accelerator. We propose that the industrial and societal application developers use perfect qubits that have no decoherence or error-rates. The perfect qubits offers facilities to the quantum application developer and they are not blocked by issues such as decoherence.

arXiv:1903.09575•Design, Automation, and Test in Europe•Mar 1, 2020•48 citations
Quantum Computing This cover image, related to article number 2300457 by Selçuk Çakmak and co-workers, illustrates the layers of a soft-core processor to execute RISC (reduced instruction set computer)-V instruction set architecture (RISC-V assembly code) on a quantum processing unit (QPU) based on superconducting qubits. The soft-core processor circuit layer represents a quantum circuit that realizes the example code on the QPU. As a result, the quantum computer (QC) writes the message on the QC terminal screen.
Quantum computing utilizes quantum mechanics to perform computations with superconducting qubits being the more mature technology as of writing in realizing a quantum computer. In this thesis, we describe an implementation of a Quantum Processor Unit (QPU), which is used to execute instructions in the form of microwave pulses on a superconducting qubit device through the use of signal generators and to perform qubit readout. We further extend the QPU as a platform to perform qubit characterization tasks such as spectroscopy and decoherence measurements in order to determine and optimize the working parameters to perform quantum gate operations. We also demonstrate the use of the QPU in performing qubit experiments such as Gauss Sum Factorization in determining the factors of an integer and the Bell Inequality test in examining the entanglement strength between a pair of qubits. We bridge the divide of quantum computation and qubit hardware in the compilation of quantum circuits into microwave pulse sequences for the QPU to execute. The process of compilation, as well as hardware limitations and pre-compilation optimization procedures are discussed. Finally, we show an example of executing a variational quantum algorithm and break down this example in all layers from the quantum circuit provided by the user to the pulse sequence that will be executed on the QPU.
This article presents the definition and implementation of a quantum computer architecture to enable creating a new computational device-a quantum computer as an accelerator. A key question addressed is what such a quantum computer is and how it relates to the classical processor that controls the entire execution process. In this article, we present explicitly the idea of a quantum accelerator that contains the full stack of the layers of an accelerator. Such a stack starts at the highest level describing the target application of the accelerator. The next layer abstracts the quantum logic outlining the algorithm that is to be executed on the quantum accelerator. In our case, the logic is expressed in the universal quantum-classical hybrid computation language developed in the group, called OpenQL, which visualized the quantum processor as a computational accelerator. The OpenQL compiler translates the program to a common assembly language, called cQASM, which can be executed on a quantum simulator. The cQASM represents the instruction set that can be executed by the microarchitecture implemented in the quantum accelerator. In a subsequent step, the compiler can convert the cQASM to generate the eQASM, which is executable on a particular experimental device incorporating the platform-specific parameters. This way, we are able to distinguish clearly the experimental research toward better qubits, and the industrial and societal applications that need to be developed and executed on a quantum device. The first case offers experimental physicists with a full-stack experimental platform using realistic qubits with decoherence and error-rates, whereas the second case offers perfect qubits to the quantum application developer, where there is neither decoherence nor error-rates. We conclude the article by explicitly presenting three examples of full-stack quantum accelerators, for an experimental superconducting processor, for quantum accelerated genome sequencing and for near-term generic optimization problems based on quantum heuristic approaches. The two later full-stack models are currently being actively researched in our group.
The von Neumann architecture for a classical computer comprises a central processing unit and a memory holding instructions and data. We demonstrate a quantum central processing unit that exchanges data with a quantum random-access memory integrated on a chip, with instructions stored on a classical computer. We test our quantum machine by executing codes that involve seven quantum elements: Two superconducting qubits coupled through a quantum bus, two quantum memories, and two zeroing registers. Two vital algorithms for quantum computing are demonstrated, the quantum Fourier transform, with 66% process fidelity, and the three-qubit Toffoli-class OR phase gate, with 98% phase fidelity. Our results, in combination especially with longer qubit coherence, illustrate a potentially viable approach to factoring numbers and implementing simple quantum error correction codes.
Incompatibility of classical memory for quantum computing is explained. Efficient storage/modification of quantum or classical data is accomplished by using a quantum random-access memory (QRAM). A QRAM applies the principle of quantum superposition for simultaneously accessing all the data stored in the memory cell to assure the superior performance of quantum algorithms. Data reading and writing in a bucket-brigade QRAM are described and the feasibility of its optical implementation is discussed. Quantum computers are understood through layered architectures, viz., 3-, 4-, and 5-layer architectures. Organization of a superconducting quantum computer is illustrated by considering a generic architecture. The superconducting transmon qubits produced inside a dilution refrigerator are manipulated by sequences of microwave pulses. Electronic systems used for producing the control signals and reading the quantum information are described. Quantum computers have been built by several industry giants. Improved quantum processors are being assembled with continuous advancements and refinements. Future computing is likely to follow a hybrid paradigm in which the quantum computers will work in tandem with classical computers in a seamless, integrated environment. Each type of computing will complement the strengths and weaknesses of its counterpart.
As researchers race to realize novel applications for quantum technologies, they require an increasing level of flexibility and performance from their control and data acquisition hardware. In response, commercial and open-source control hardware solutions have increased support for features found in standard classical processors with varying levels of feature parity. This paper suggests that full processor feature parity for quantum control is possible and proposes an extension to the RISC-V instruction architecture to make that feasible.
This paper presents the definition and implementation of a quantum computer architecture to enable creating a new computational device - a quantum computer as an accelerator. A key question addressed is what such a quantum computer is and how it relates to the classical processor that controls the entire execution process. In this paper, we present explicitly the idea of a quantum accelerator which contains the full stack of the layers of an accelerator. Such a stack starts at the highest level describing the target application of the accelerator. The next layer abstracts the quantum logic outlining the algorithm that is to be executed on the quantum accelerator. In our case, the logic is expressed in the universal quantum-classical hybrid computation language developed in the group, called OpenQL, which visualised the quantum processor as a computational accelerator. The OpenQL compiler translates the program to a common assembly language, called cQASM, which can be executed on a quantum simulator. The cQASM represents the instruction set that can be executed by the micro-architecture implemented in the quantum accelerator. We propose that the industrial and societal application developers use perfect qubits that have no decoherence or error-rates. The perfect qubits offers facilities to the quantum application developer and they are not blocked by issues such as decoherence.