Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference

Short Course: Principles of Quantum Computing and the Application of Cryoelectronics to Qubit Control and Readout

Published Feb 19, 2023• 0 citations
Publisher
DOI
10.1109/isscc42615.2023.10067418

Related papers

Compendium of Qubit Technologies in Quantum Computing

Eby Sebastian Puthussery, Ramesh Chandra Poonia

Lecture notes in networks and systems•Jan 1, 2023•2 citations

Scalable Cryoelectronics for Superconducting Qubit Control and Readout

Meraj Ahmad, Christos Giagkoulovits, Sergey Danilin +2 more

Quantum computing promises an exponentially higher computational power than classical computers; although all the building blocks have become available, certain constraints still prevent quantum advantage. The fundamental challenge in building a practical quantum computer is integrating thousands of highly coherent qubits with the control and readout electronics. The need for a high‐coherence qubit drives the effort for quantum error correction algorithms to create fault‐tolerant quantum systems. Error correction becomes tangible in a quantum processor only in large numbers of qubits. Thus, the other challenge is reducing the number of physical interconnects (coaxial lines) between the quantum–classical interface and bulky room‐temperature electronics. To interface thousands of qubits, interconnects can be reduced by bringing the control and readout electronics near the quantum processor. Cryogenic complementary metal–oxide–semiconductor (CMOS) technology has been an ideal candidate for this purpose. Integrated control and readout at cryogenic temperatures require low power dissipation circuit designs and techniques such as frequency‐division multiplexing (FDM) due to the finite cooling power of a dilution refrigerator. Herein, an overview of each building block in a superconducting quantum computer is provided, focusing on scalability. Furthermore, this article is concluded with an outlook discussing current challenges and future directions for the scalable superconducting control and readout.

Advanced Intelligent Systems•May 26, 2022•12 citations

Introduction to solid-state quantum computation for engineers

Joseph Ng, Derek Abbott

Microelectronics Journal•Jan 1, 2002•13 citations

Integration and Resource Estimation of Cryoelectronics for Superconducting Fault-Tolerant Quantum Computers

Shiro Kawabata

Scaling superconducting quantum computers to the fault-tolerant regime calls for a commensurate scaling of the classical control and readout stack. Today's systems largely rely on room-temperature, rack-based instrumentation connected to dilution-refrigerator cryostats through many coaxial cables. Looking ahead, superconducting fault-tolerant quantum computers (FTQCs) will likely adopt a heterogeneous quantum-classical architecture that places selected electronics at cryogenic stages -- for example, cryo-CMOS at 4~K and superconducting digital logic at 4~K and/or mK stages -- to curb wiring and thermal-load overheads. This review distills key requirements, surveys representative room-temperature and cryogenic approaches, and provides a transparent first-order accounting framework for cryoelectronics. Using an RSA-2048-scale benchmark as a concrete reference point, we illustrate how scaling targets motivate constraints on multiplexing and stage-wise cryogenic power, and discuss implications for functional partitioning across room-temperature electronics, cryo-CMOS, and superconducting logic.

quant-pharXiv:2601.03922•IEICE Transactions on Electronics•Jan 8, 2026•1 citation

Superconducting nanowires for single-photon detection and cryoelectronics

Karl K. Berggren

Superconducting nanowires and nanostrips have been used extensively in single-photon detection and have recently demonstrated the capability for photon-number resolution. These devices can also find use for microwave analog and digital superconducting electronics for purposes such as signal processing and multiplexing, and potentially for applications to readout of superconductive quantum computing. This talk will discuss novel electronics and photodetection devices based on superconducting nanowires.

Quantum Computing, Communication, and Simulation•Mar 4, 2021•0 citations

Course 1 Principles of quantum computation

Isaac L. Chuang

Les Houches/Les Houches•Jan 1, 2004•0 citations
Quantum computing promises an exponentially higher computational power than classical computers; although all the building blocks have become available, certain constraints still prevent quantum advantage. The fundamental challenge in building a practical quantum computer is integrating thousands of highly coherent qubits with the control and readout electronics. The need for a high‐coherence qubit drives the effort for quantum error correction algorithms to create fault‐tolerant quantum systems. Error correction becomes tangible in a quantum processor only in large numbers of qubits. Thus, the other challenge is reducing the number of physical interconnects (coaxial lines) between the quantum–classical interface and bulky room‐temperature electronics. To interface thousands of qubits, interconnects can be reduced by bringing the control and readout electronics near the quantum processor. Cryogenic complementary metal–oxide–semiconductor (CMOS) technology has been an ideal candidate for this purpose. Integrated control and readout at cryogenic temperatures require low power dissipation circuit designs and techniques such as frequency‐division multiplexing (FDM) due to the finite cooling power of a dilution refrigerator. Herein, an overview of each building block in a superconducting quantum computer is provided, focusing on scalability. Furthermore, this article is concluded with an outlook discussing current challenges and future directions for the scalable superconducting control and readout.
Scaling superconducting quantum computers to the fault-tolerant regime calls for a commensurate scaling of the classical control and readout stack. Today's systems largely rely on room-temperature, rack-based instrumentation connected to dilution-refrigerator cryostats through many coaxial cables. Looking ahead, superconducting fault-tolerant quantum computers (FTQCs) will likely adopt a heterogeneous quantum-classical architecture that places selected electronics at cryogenic stages -- for example, cryo-CMOS at 4~K and superconducting digital logic at 4~K and/or mK stages -- to curb wiring and thermal-load overheads. This review distills key requirements, surveys representative room-temperature and cryogenic approaches, and provides a transparent first-order accounting framework for cryoelectronics. Using an RSA-2048-scale benchmark as a concrete reference point, we illustrate how scaling targets motivate constraints on multiplexing and stage-wise cryogenic power, and discuss implications for functional partitioning across room-temperature electronics, cryo-CMOS, and superconducting logic.
Superconducting nanowires and nanostrips have been used extensively in single-photon detection and have recently demonstrated the capability for photon-number resolution. These devices can also find use for microwave analog and digital superconducting electronics for purposes such as signal processing and multiplexing, and potentially for applications to readout of superconductive quantum computing. This talk will discuss novel electronics and photodetection devices based on superconducting nanowires.