Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Journal of Electronic Testing

Synthesis of Reversible Circuits with Reduced Nearest-Neighbor Cost Using Kronecker Functional Decision Diagrams

Dengli Bu, Junjie Yan, Pengjie Tang, Haohao Yuan

Published Feb 1, 2022• 1 citation
Publisher
DOI
10.1007/s10836-022-05987-z

Related papers

Reversible Synthesis through Shared Functional Decision Diagrams

Milena Stanković, Suzana Stojković

Lecture notes in computer science•Jan 1, 2009•0 citations

Towards a Cost Metric for Nearest Neighbor Constraints in Reversible Circuits

Abhoy Kole, Kamalika Datta, Indranil Sengupta +1 more

Lecture notes in computer science•Jan 1, 2015•7 citations

Ancilla-free synthesis of large reversible functions using binary decision diagrams

Mathias Soeken, Laura Tague, Gerhard W. Dueck +1 more

arXiv:1408.3955•Journal of Symbolic Computation•Mar 4, 2015•52 citations

Synthesis of reversible circuits with minimal costs

Guowu Yang, Xiaoyu Song B, William N. N. Hung +2 more

CALCOLO•Sep 1, 2008•16 citations

An Implementation of KFDD based Reversible Logic using IBM-Q Experience

P. Sangeetha, Prameela Kumari

Reversible logic is a circuit which has the ability to reduce the power dissipation. This type of logic circuit is used for the process of running the system both forward and backward.One of the main advantages of using any reversible logic is to get back the original data and to reduce the garbage output. Logic synthesis based on the Kronecker Functional Decision Diagram (KFDD) are generated for different reversible cascade methods both complemented and uncomplemented edge by using different reversible gates such as the CNOT (Controlled NOT), NOT, Toffoli gates, Peres gates, etc., and implemented in a quantum processor. In order to reduce the qubits which in turn reduces the quantum cost, it is implemented using reversible logic synthesis in KFDD method.The proposed method shows the implementation of these reversible circuits in an IBM quantum computer to find the probabilities, as it gives less quantum cost and also consumes less time when compared to other decision diagram. Reversible logic finds a wide range of applications in quantum computing and also in areas which deals with the low power design.This paper presents the implementation of KFDD using quantum circuits in IBM Quantum (IBM-Q) processor using different reversible logics and the output is discussed.

International Conference on Computing for Sustainable Global Development•Mar 1, 2020•4 citations

Asymptotically optimal synthesis of reversible circuits

Xian Wu, Lvzhou Li

arXiv:2302.06074•Information and Computation•Nov 8, 2024•2 citations
Reversible logic is a circuit which has the ability to reduce the power dissipation. This type of logic circuit is used for the process of running the system both forward and backward.One of the main advantages of using any reversible logic is to get back the original data and to reduce the garbage output. Logic synthesis based on the Kronecker Functional Decision Diagram (KFDD) are generated for different reversible cascade methods both complemented and uncomplemented edge by using different reversible gates such as the CNOT (Controlled NOT), NOT, Toffoli gates, Peres gates, etc., and implemented in a quantum processor. In order to reduce the qubits which in turn reduces the quantum cost, it is implemented using reversible logic synthesis in KFDD method.The proposed method shows the implementation of these reversible circuits in an IBM quantum computer to find the probabilities, as it gives less quantum cost and also consumes less time when compared to other decision diagram. Reversible logic finds a wide range of applications in quantum computing and also in areas which deals with the low power design.This paper presents the implementation of KFDD using quantum circuits in IBM Quantum (IBM-Q) processor using different reversible logics and the output is discussed.