Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Physics

Low-Loss Quantum Buses for Photons

Rachel J. Berkowitz

Published Aug 5, 2021• 0 citations
Publisher

Abstract

Researchers demonstrate a way to shuttle photons between modules of a quantum processor that can detect and correct communication losses.
DOI
10.1103/physics.14.s100

Related papers

Integrated Quantum Photonic Chips: Entanglement, Loss, and a Bright Path to Scalable Quantum Technologies

Mohammed Nadir

International Conference on Numerical Simulation of Optoelectronic Devices (NUSOD)•Jul 1, 2026•0 citations

Quantum Processor Macro-architecture

Nadia Nedjah, Luiza de Macedo Mourelle

This chapter discusses the overall hardware architecture of a quantum processor. Emulation of quantum processing requires primarily an efficient way to store and retrieve quantum information. The quantum processor employs different purpose memories. The proposed co-processor implements a quantum machine capable of performing certain quantum operations on a set of q-bits that form the machine quantum state. It is an isolated system that interacts with a host processor through communication channels. The main processor sends properly formatted commands that invoke quantum operations on q-bits, to manipulate the quantum state. The channel configuration is used because it considers the sequential characteristic of a quantum algorithm due to the potential dependence of the result of the previous operation on one or more q-bits. The full-duplex configuration would also be possible, given the required control related to data dependency. The interaction between the units and memories that compose the co-processor is done via data buses, address buses and/or control buses.

CRC Press eBooks•Jan 5, 2023•0 citations

Hierarchical Quantum Logical Processor with Amortized Long-Range Connectivity

Zi-Han Chen, Ming-Cheng Chen, Chao-Yang Lu +1 more

High qubit overhead is a key bottleneck for fault-tolerant quantum computation. Quantum low-density parity-check (qLDPC) codes offer high encoding efficiency but typically require non-local connectivity in every syndrome extraction cycle, incurring additional physical errors and implementation complexity. We introduce a hierarchical logical processor (HLP) architecture that implements a high-rate quantum CSS code with distance-$d_{0}$ rotated surface codes (RSC), allowing long-range connectivity to be used only once every $Θ(d_{0})$ rounds of surface-code syndrome extraction. HLPs introduce elongated RSC patches called shuttle buses. Using transversal hybrid-unit CNOT gates, a single shuttle bus can simultaneously couple to multiple standard RSC patches. This capability enables efficient level-1 syndrome extraction with suppressed level-1 error correlations and supports highly parallel logical Pauli measurements. We perform circuit-level simulations of several concrete HLP constructions and benchmark both logical memory and logical Pauli measurement performance. At a physical error rate of $10^{-3}$, a hierarchical logical processor can achieve 3-4 times higher qubit efficiency than the rotated surface code and 20-30 times shorter logical error-correction cycle times than the yoked surface code.

quant-pharXiv:2606.22594•Jun 23, 2026•0 citations

Error-Detected State Transfer and Entanglement in a Superconducting Quantum Network

Luke Burkhart, James D. Teoh, Yaxing Zhang +6 more

Microwave photons are used to wire up modular quantum processors, but mitigating the effects of loss between modules remains a crucial challenge.We use a low-loss bus resonator to couple bosonic qubits across a superconducting network with protocols made robust to photon loss in the bus.We transfer a multiphoton qubit and track loss events, improving the fidelity to the break-even point with respect to the best uncorrectable encoding.We also demonstrate a entanglement protocol using Hong-Ou-Mandel interference and error detection to prepare a two-photon Bell state with fidelity 94% and success probability 0.79, halving the error obtained with a single photon.This network link also presents new opportunities for resource-efficient direct gates between modules.

arXiv:2004.06168•PRX Quantum•Aug 5, 2021•82 citations

Qubits ride the photon bus

A. O. Niskanen, Yasunobu Nakamura

Nature•Sep 1, 2007•1 citation

Implementation of a photonic chip for quantum communications

Nelson Filipe Duarte Pinto

•Apr 30, 2024•0 citations
This chapter discusses the overall hardware architecture of a quantum processor. Emulation of quantum processing requires primarily an efficient way to store and retrieve quantum information. The quantum processor employs different purpose memories. The proposed co-processor implements a quantum machine capable of performing certain quantum operations on a set of q-bits that form the machine quantum state. It is an isolated system that interacts with a host processor through communication channels. The main processor sends properly formatted commands that invoke quantum operations on q-bits, to manipulate the quantum state. The channel configuration is used because it considers the sequential characteristic of a quantum algorithm due to the potential dependence of the result of the previous operation on one or more q-bits. The full-duplex configuration would also be possible, given the required control related to data dependency. The interaction between the units and memories that compose the co-processor is done via data buses, address buses and/or control buses.
High qubit overhead is a key bottleneck for fault-tolerant quantum computation. Quantum low-density parity-check (qLDPC) codes offer high encoding efficiency but typically require non-local connectivity in every syndrome extraction cycle, incurring additional physical errors and implementation complexity. We introduce a hierarchical logical processor (HLP) architecture that implements a high-rate quantum CSS code with distance-d0d_{0}d0​ rotated surface codes (RSC), allowing long-range connectivity to be used only once every Θ(d0)Θ(d_{0})Θ(d0​) rounds of surface-code syndrome extraction. HLPs introduce elongated RSC patches called shuttle buses. Using transversal hybrid-unit CNOT gates, a single shuttle bus can simultaneously couple to multiple standard RSC patches. This capability enables efficient level-1 syndrome extraction with suppressed level-1 error correlations and supports highly parallel logical Pauli measurements. We perform circuit-level simulations of several concrete HLP constructions and benchmark both logical memory and logical Pauli measurement performance. At a physical error rate of 10−310^{-3}10−3, a hierarchical logical processor can achieve 3-4 times higher qubit efficiency than the rotated surface code and 20-30 times shorter logical error-correction cycle times than the yoked surface code.
Microwave photons are used to wire up modular quantum processors, but mitigating the effects of loss between modules remains a crucial challenge.We use a low-loss bus resonator to couple bosonic qubits across a superconducting network with protocols made robust to photon loss in the bus.We transfer a multiphoton qubit and track loss events, improving the fidelity to the break-even point with respect to the best uncorrectable encoding.We also demonstrate a entanglement protocol using Hong-Ou-Mandel interference and error detection to prepare a two-photon Bell state with fidelity 94% and success probability 0.79, halving the error obtained with a single photon.This network link also presents new opportunities for resource-efficient direct gates between modules.