Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

APS

Scalable architecture for solid state quantum computation

Jacob M. Taylor, Wolfgang Dür, Charles M. Marcus

Published May 1, 2005• 0 citations
OpenAlex

Related papers

Scalable architecture for a room temperature solid-state quantum information processor

Norman Y. Yao, Liang Jiang, Alexey Vyacheslavovich Gorshkov +4 more

arXiv:1012.2864•Nature Communications•Apr 24, 2012•250 citations

A scalable quantum computation platform : solid state quantum memories coupled to photonic integrated circuits

Sara Mouradian

•Jan 1, 2018•1 citation

Towards a scalable quantum computation platform with solid-state spins in low temperature

Wengang Zhang

Bulletin of the American Physical Society•May 25, 2016•0 citations

A Semiconductor Approach for Scalable Quantum Computation

IEEE International Memory Workshop (IMW)•May 1, 2019•0 citations

Spin Ensembles Coupled to Superconducting Resonators: A Scalable Architecture for Solid-State Quantum Computing

Changyong Chen, Qizhe Hou, Shao-Hua Li

A design is proposed for scalable solid-state quantum computing, which is based on collectively enhanced magnetic coupling between nitrogen-vacancy center ensembles and superconducting transmission line resonators interconnected by current-biased Josephson junction superconducting phase qubit. In this hybrid system, we realize distant multi-qubit controlled phase gate operations and generate distant multi-qubit entangled W-like states, being indispensable resource to quantum computation. Our proposed architecture consists of solid-state spin ensembles and circuit QED, and could achieve quantum computing in a solid-state environment with high-fidelity and scalable way. The experimental feasibility is discussed, and the implementation efficiency is demonstrated numerically.

Communications in Theoretical Physics•Aug 1, 2014•2 citations

Multiplexing single electron transistors for application in scalable solid-state quantum computing

Vincent I. Conrad, Andrew D. Greentree, Lloyd C. L. Hollenberg

Single electron transistors (SETs) are nanoscale electrometers of unprecedented sensitivity, and as such have been proposed as readout devices in a number of quantum computer architectures. The authors show that the functionality of a standard SET can be multiplexed so as to operate as both readout device and control gate for solid-state qubit systems based on charge localization and spin-charge transduction. Such multiplexing offers new possibilities for gate density reduction in nanoscale devices, and may therefore play a role in scalable quantum computer architectures.

arXiv:cond-mat/0608652•Applied Physics Letters•Jan 22, 2007•7 citations
A design is proposed for scalable solid-state quantum computing, which is based on collectively enhanced magnetic coupling between nitrogen-vacancy center ensembles and superconducting transmission line resonators interconnected by current-biased Josephson junction superconducting phase qubit. In this hybrid system, we realize distant multi-qubit controlled phase gate operations and generate distant multi-qubit entangled W-like states, being indispensable resource to quantum computation. Our proposed architecture consists of solid-state spin ensembles and circuit QED, and could achieve quantum computing in a solid-state environment with high-fidelity and scalable way. The experimental feasibility is discussed, and the implementation efficiency is demonstrated numerically.
Single electron transistors (SETs) are nanoscale electrometers of unprecedented sensitivity, and as such have been proposed as readout devices in a number of quantum computer architectures. The authors show that the functionality of a standard SET can be multiplexed so as to operate as both readout device and control gate for solid-state qubit systems based on charge localization and spin-charge transduction. Such multiplexing offers new possibilities for gate density reduction in nanoscale devices, and may therefore play a role in scalable quantum computer architectures.