Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Bulletin of the American Physical Society

Implementation of π-periodic Josephson Elements for Topologically Protected Charge-Parity Qubits

Yebin Liu, Kenneth Dodge, Michael Senatore, Shaojiang Zhu, Fnu Naveen, Abigail Shearrow, F. Schlenker, Andrey R. Klots, Lara Faoro, L. B. Ioffe, R. McDermott, B. L. T. Plourde

Published Mar 7, 2019• 0 citations
OpenAlex

Related papers

Implementation of Protected Qubits with π-periodic Josephson Elements

B. L. T. Plourde

Bulletin of the American Physical Society•Mar 19, 2021•0 citations

Characterization of topologically protected charge-parity qubits: Part 2

Fnu Naveen, Abigail Shearrow, Shaojiang Zhu +8 more

Bulletin of the American Physical Society•Mar 2, 2020•0 citations

Characterization and control of topologically protected charge-parity qubits: Part 1

Kenneth Dodge, Yebin Liu, Michael Senatore +8 more

Bulletin of the American Physical Society•Mar 2, 2020•0 citations

Possible Implementation of Topologically Protected Qubits by a Novel Class of Josephson Junction Arrays

L. B. Ioffe

Springer eBooks•Dec 13, 2005•0 citations

SWAP Gate between a Majorana Qubit and a Parity-Protected Superconducting Qubit

Luca Chirolli, Norman Y. Yao, Joel E. Moore

High fidelity quantum information processing requires a combination of fast gates and long-lived quantum memories. In this Letter, we propose a hybrid architecture, where a parity-protected superconducting qubit is directly coupled to a Majorana qubit, which plays the role of a quantum memory. The superconducting qubit is based upon a π-periodic Josephson junction realized with gate-tunable semiconducting wires, where the tunneling of individual Cooper pairs is suppressed. One of the wires additionally contains four Majorana zero modes that define a qubit. We demonstrate that this enables the implementation of a SWAP gate, allowing for the transduction of quantum information between the topological and conventional qubit. This architecture combines fast gates, which can be realized with the superconducting qubit, with a topologically protected Majorana memory.

arXiv:2205.01410•Physical Review Letters•Oct 20, 2022•9 citations

Parity-spin superconducting qubit based on topological insulators

Guo-Liang Guo, Han-Bing Leng, Xin Liu

Abstract We propose to utilize two parity-protected qubits which are built based on superconductor/topological-insulator/superconductor (SC/TI/SC) Josephson junction to implement a parity-spin superconducting qubit. The SC/TI/SC Josephson junctions have identical Josephson potential, which is robust against fabrication variations and guarantees the reliable cos ⁡ 2 ϕ energy-phase relation for implementing a parity-protected qubit. By viewing the even and odd parity ground states of a single parity-protected qubit as spin- 1 2 states, we construct the logic qubit states using the total parity odd subspace of two parity-protected qubits, refereed to parity-spin qubit. This parity-spin qubit exhibits robustness against charge noise, similar to a singlet-triplet (S-T) qubit’s immunity to global magnetic field fluctuations. Meanwhile, the flux noise cannot directly couple two states with the same total parity and is significantly suppressed. Benefiting from the simultaneous protection from charge and flux noise, we demonstrate an enhancement of both T 1 and T 2 coherence times. Our work presents a TI-based approach to engineer symmetry-protected superconducting qubits.

arXiv:2308.12027•New Journal of Physics•May 14, 2024•2 citations
High fidelity quantum information processing requires a combination of fast gates and long-lived quantum memories. In this Letter, we propose a hybrid architecture, where a parity-protected superconducting qubit is directly coupled to a Majorana qubit, which plays the role of a quantum memory. The superconducting qubit is based upon a π-periodic Josephson junction realized with gate-tunable semiconducting wires, where the tunneling of individual Cooper pairs is suppressed. One of the wires additionally contains four Majorana zero modes that define a qubit. We demonstrate that this enables the implementation of a SWAP gate, allowing for the transduction of quantum information between the topological and conventional qubit. This architecture combines fast gates, which can be realized with the superconducting qubit, with a topologically protected Majorana memory.
Abstract We propose to utilize two parity-protected qubits which are built based on superconductor/topological-insulator/superconductor (SC/TI/SC) Josephson junction to implement a parity-spin superconducting qubit. The SC/TI/SC Josephson junctions have identical Josephson potential, which is robust against fabrication variations and guarantees the reliable cos ⁡ 2 ϕ energy-phase relation for implementing a parity-protected qubit. By viewing the even and odd parity ground states of a single parity-protected qubit as spin- 1 2 states, we construct the logic qubit states using the total parity odd subspace of two parity-protected qubits, refereed to parity-spin qubit. This parity-spin qubit exhibits robustness against charge noise, similar to a singlet-triplet (S-T) qubit’s immunity to global magnetic field fluctuations. Meanwhile, the flux noise cannot directly couple two states with the same total parity and is significantly suppressed. Benefiting from the simultaneous protection from charge and flux noise, we demonstrate an enhancement of both T 1 and T 2 coherence times. Our work presents a TI-based approach to engineer symmetry-protected superconducting qubits.