Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Bulletin of the American Physical Society

Fabrication of Circuit QED Quantum Processors, Part 1: Extensible Footprint for a Superconducting Surface Code

Alessandro Bruno, David J. Michalak, Stefano Poletto, James S. Clarke, Leo DiCarlo

Published Mar 17, 2017• 0 citations
OpenAlex

Related papers

Fabrication of Circuit QED Quantum Processors, Part 2: Advanced Semiconductor Manufacturing Perspectives

David J. Michalak, Alessandro Bruno, Román Caudillo +9 more

Bulletin of the American Physical Society•Mar 17, 2017•0 citations

Substrate removal near superconducting qubits and resonators in circuit QED processors

Alessandro Bruno, L. DiCarlo

Bulletin of the American Physical Society•Mar 5, 2014•0 citations

Independent, extensible control of same-frequency superconducting qubits by selective broadcasting

Asaad, S., Christian Dickel, Nathan K. Langford +5 more

A critical ingredient for realising large-scale quantum information processors will be the ability to make economical use of qubit control hardware. We demonstrate an extensible strategy for reusing control hardware on same-frequency transmon qubits in a circuit QED chip with surface-code-compatible connectivity. A vector switch matrix enables selective broadcasting of input pulses to multiple transmons with individual tailoring of pulse quadratures for each, as required to minimise the effects of leakage on weakly anharmonic qubits. Using randomised benchmarking, we compare multiple broadcasting strategies that each pass the surface-code error threshold for single-qubit gates. In particular, we introduce a selective broadcasting control strategy using five pulse primitives, which allows independent, simultaneous Clifford gates on arbitrary numbers of qubits.

•Jan 1, 2016•31 citations

To Scale Up or To Scale Out: Evaluating Space-Time Costs of Compiled Logical Circuits on Modular Superconducting Quantum Processors

Nikiforos Paraskevopoulos, Sebastian de Bone, Mick Christophersen +4 more

Modular integration has emerged as the main pathway for scaling superconducting quantum processing units (QPUs) beyond the constraints of fabrication yield and physical footprint. Currently, two primary strategies lead this effort. Mirroring the "Scaling Up" and "Scaling Out" approaches in GPU architectures and AI infrastructures, these are: chiplet-based scaling, which preserves dense connectivity and high gate fidelity at the expense of engineering complexity, and distributed architectures, which decouple system scaling from monolithic QPU advancements at the expense of sparser connectivity and lower interconnect quality. To evaluate these approaches, we introduce a quantitative stress test measuring the execution cost of a dense workload of random logical entangling operations using a surface code scheme. Using a dedicated compiler, we compute the space-time cost as the number of network nodes increases, analysing this scaling behaviour across various surface code distances, Bell-state fidelities, and Bell-pair generation times. We find that distributed architectures incur an up to exponential space-time performance penalty compared to an effectively monolithic architecture across all simulations. Our results also show that as the network grows, this penalty manifests in two distinct scaling regimes: a noise-dominated regime constrained by insufficient Bell-state fidelity and generation rates, and a connectivity-dominated regime bottlenecked by lattice-surgery routing congestion.

quant-pharXiv:2608.20462•Aug 24, 2026•0 citations

Design and Analysis of Superconducting Qubits for Extensible Surface Coding

Nadia Haider, Stefano Poletto, Alessandro Bruno +9 more

Bulletin of the American Physical Society•Mar 8, 2018•0 citations

Independent, extensible control of same-frequency superconducting qubits by selective broadcasting

Serwan Asaad, Christian Dickel, Nathan K. Langford +5 more

Abstract A critical ingredient for realising large-scale quantum information processors will be the ability to make economical use of qubit control hardware. We demonstrate an extensible strategy for reusing control hardware on same-frequency transmon qubits in a circuit QED chip with surface-code-compatible connectivity. A vector switch matrix enables selective broadcasting of input pulses to multiple transmons with individual tailoring of pulse quadratures for each, as required to minimise the effects of leakage on weakly anharmonic qubits. Using randomised benchmarking, we compare multiple broadcasting strategies that each pass the surface-code error threshold for single-qubit gates. In particular, we introduce a selective broadcasting control strategy using five pulse primitives, which allows independent, simultaneous Clifford gates on arbitrary numbers of qubits.

arXiv:1508.06676•npj Quantum Information•Aug 23, 2016•43 citations
A critical ingredient for realising large-scale quantum information processors will be the ability to make economical use of qubit control hardware. We demonstrate an extensible strategy for reusing control hardware on same-frequency transmon qubits in a circuit QED chip with surface-code-compatible connectivity. A vector switch matrix enables selective broadcasting of input pulses to multiple transmons with individual tailoring of pulse quadratures for each, as required to minimise the effects of leakage on weakly anharmonic qubits. Using randomised benchmarking, we compare multiple broadcasting strategies that each pass the surface-code error threshold for single-qubit gates. In particular, we introduce a selective broadcasting control strategy using five pulse primitives, which allows independent, simultaneous Clifford gates on arbitrary numbers of qubits.
Modular integration has emerged as the main pathway for scaling superconducting quantum processing units (QPUs) beyond the constraints of fabrication yield and physical footprint. Currently, two primary strategies lead this effort. Mirroring the "Scaling Up" and "Scaling Out" approaches in GPU architectures and AI infrastructures, these are: chiplet-based scaling, which preserves dense connectivity and high gate fidelity at the expense of engineering complexity, and distributed architectures, which decouple system scaling from monolithic QPU advancements at the expense of sparser connectivity and lower interconnect quality. To evaluate these approaches, we introduce a quantitative stress test measuring the execution cost of a dense workload of random logical entangling operations using a surface code scheme. Using a dedicated compiler, we compute the space-time cost as the number of network nodes increases, analysing this scaling behaviour across various surface code distances, Bell-state fidelities, and Bell-pair generation times. We find that distributed architectures incur an up to exponential space-time performance penalty compared to an effectively monolithic architecture across all simulations. Our results also show that as the network grows, this penalty manifests in two distinct scaling regimes: a noise-dominated regime constrained by insufficient Bell-state fidelity and generation rates, and a connectivity-dominated regime bottlenecked by lattice-surgery routing congestion.
Abstract A critical ingredient for realising large-scale quantum information processors will be the ability to make economical use of qubit control hardware. We demonstrate an extensible strategy for reusing control hardware on same-frequency transmon qubits in a circuit QED chip with surface-code-compatible connectivity. A vector switch matrix enables selective broadcasting of input pulses to multiple transmons with individual tailoring of pulse quadratures for each, as required to minimise the effects of leakage on weakly anharmonic qubits. Using randomised benchmarking, we compare multiple broadcasting strategies that each pass the surface-code error threshold for single-qubit gates. In particular, we introduce a selective broadcasting control strategy using five pulse primitives, which allows independent, simultaneous Clifford gates on arbitrary numbers of qubits.