Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Bulletin of the American Physical Society

Plug-and-Play Planar Ion Traps for Scalable Quantum Computation and Simulation

Jason Amini, Douglas R. Denison, S. Charles Doret, Daniel L. Faircloth, Harley Hayden, Tyler N. Killian, David W. Landgren, Kevin R. Martin, True Merrill, Arkadaş Özakın, C. S. Pai, Fayaz A. Shaikh, Chris Shappert, Curtis Volin, Ken Wright, Alexa W. Harter, Richart E. Slusher

Published Jun 14, 2011• 0 citations
OpenAlex

Related papers

Implementation of Quantum Plug and Play Protocol in a Trapped Ion System

Kuan Zhang, Xiang Zhang, Yangchao Shen +7 more

Bulletin of the American Physical Society•May 26, 2016•0 citations

Towards a scalable quantum computer/simulator based on trapped ions

Tobias Schaetz, Dietrich G. Leibfried, John Chiaverini +7 more

Applied Physics B•Sep 28, 2004•20 citations

Scalable Designs for Planar Ion Trap Arrays

Richard E. Slusher

Bulletin of the American Physical Society•Mar 5, 2007•0 citations

Micro-fabricated Surface Electrode Ion Trap with 3D-TSV Integration for Scalable Quantum Computing

Jing Tao, Luca Guidoni, Hong Yu Li +3 more

In this paper, 3D architecture for TSV integrated Si surface ion-trap is proposed, in which the TSV and microbump technology is used to connect the surface electrodes of ion trap to a bottom Si interposer. The pseudopotential simulation is used to determine the trapped ion height for both the “planar trap” and “TSV trap” geometry. No significant deviation in the pseudopotential for both cases is observed. Preliminary micro-fabricated ion-trap chips are characterized. The proposed technology is promising in form factor and parasitic reduction of micro-fabricated surface ion-trap for scalable quantum computing application.

IEEE Electron Devices Technology & Manufacturing Conference (EDTM)•Mar 1, 2019•1 citation

Characterization of scalable ion traps for quantum computation

R. J. Epstein, J. J. Bollinger, Dietrich G. Leibfried +13 more

Bulletin of the American Physical Society•Mar 6, 2007•0 citations

Multi-level photonics for trapped-ion quantum computing

Dave Kharas, Cheryl M. Sorace-Agaskar, Suraj Bramhavar +4 more

A scalable trapped-ion-based quantum-computing architecture requires the capability to optically address individual ions at several wavelengths. We demonstrate a dual-layered silicon nitride photonic platform for integration into planar ion traps designed for trapped-ion control in a 400 to 1100 nm wavelength range.

IEEE/LEOS Summer Topical Meetings•Jul 1, 2017•5 citations
In this paper, 3D architecture for TSV integrated Si surface ion-trap is proposed, in which the TSV and microbump technology is used to connect the surface electrodes of ion trap to a bottom Si interposer. The pseudopotential simulation is used to determine the trapped ion height for both the “planar trap” and “TSV trap” geometry. No significant deviation in the pseudopotential for both cases is observed. Preliminary micro-fabricated ion-trap chips are characterized. The proposed technology is promising in form factor and parasitic reduction of micro-fabricated surface ion-trap for scalable quantum computing application.