Lecture notes in computer science

Hierarchical Verification of Quantum Circuits

Sidi Mohamed Beillahi, Mohamed Yousri Mahmoud, Sofiène Tahar

Published Jan 1, 2016• 7 citations

Publisher

DOI: 10.1007/978-3-319-40648-0_26

Related papers

Verification of Quantum Circuits

Robert Wille, Lukas Burgholzer

Springer eBooksDec 20, 20240 citations

Verification of Quantum Circuits

Robert Wille, Lukas Burgholzer

Springer eBooksJan 1, 20225 citations

Model Checking for Verification of Quantum Circuits

Mingsheng Ying

arXiv:2104.11359Lecture notes in computer scienceJan 1, 202115 citations

Towards the Design Automation of Quantum Circuits

Sidi Mohamed Beillahi

Quantum mechanics based computing systems are expected to have high capabilities and are considered good candidates to replace classical cryptography and supercomputing systems. Among many implementations, quantum optics systems provide a promising platform to implement universal quantum computers, since they link quantum computation and quantum communication in the same framework. Recently, several quantum gates, circuits, and protocols have been experimentally realized using optics. Despite the fact that big advances in building the physical quantum computers were achieved, there are no currently available industrial computer aided tools that can perform the modeling, analysis, and verification of optical quantum computing systems. In this thesis, we tackle the idea of design automation for quantum circuits, where we use a sound language, higher order logic, to model and reason about quantum circuits formally. In particular, we propose a framework for the hierarchical modeling and automated verification of quantum computing circuits. The modeling approach captures quantum models built hierarchically from quantum gates, which models are readily available in a library. The analysis and verification of composed circuits is done seamlessly based on dedicated mathematical foundations formalized in the theorem prover. \nSpecifically, the tensor product and linear projection are used to extract the quantum circuit outputs. Subsequently, a rich library of quantum gates which includes 1-qubit, 2-qubit, and 3-qubit gates is formalized. In order to automate the analysis process, we developed a decision procedure to eliminate the need of user guidance throughout the formal proofs. To demonstrate the effectiveness of the proposed framework, we conduct the formal analysis of a benchmark of quantum circuits including the Shor's integer factorization algorithm, the Grover's oracle, and the quantum full adder.

Jun 17, 20160 citations

Quantum-Chiplet: A Novel Python-Based Efficient and Scalable Design Methodology for Quantum Circuit Verification and Implementation

Kao, Yu-Ting, Haoyu Lu, Yeong-Jar Chang +1 more

Analysis and verification of quantum circuits are highly challenging, given the exponential dependence of the number of states on the number of qubits. For analytical derivation, we propose a new quantum polynomial representation (QPR) to facilitate the analysis of massively parallel quantum computation and detect subtle errors. For the verification of quantum circuits, we introduce Quantum-Chiplet, a hierarchical quantum behavior modeling methodology that facilitates rapid integration and simulation. Each chiplet is systematically transformed into quantum gates. For circuits involving n qubits and k quantum gates, the design complexity is reduced from "greater than O(2^n)" to O(k). This approach provides an open-source solution, enabling a highly customized solution for quantum circuit simulation within the native Python environment, thereby reducing reliance on traditional simulation packages. A quantum amplitude estimation example demonstrates that this method significantly improves the design process, with more than 10x speed-up compared to IBM Qiskit at 14 qubits.

arXiv:2503.10054Mar 13, 20250 citations

QUBO-MCS Equivalence Framework: A Validation Methodology for Quantum Fault Tree Analysis

Devin Peters

This paper presents a formal validation framework establishing equivalence between Quadratic Unconstrained Binary Optimization (QUBO) formulations and classical minimal cut set (MCS) identification for fault tree analysis in probabilistic risk assessment. The framework develops a 21-gate hierarchical verification system that proves QUBO ground states correspond exactly to minimal cut sets computed by the SCRAM fault tree solver. The validation methodology employs exhaustive enumeration for tractable models and conservative spot checks for larger instances, achieving PASS status across all verification gates. The theoretical contribution formalizes MCS identification as a constrained Boolean satisfiability problem amenable to quantum optimization. Fault trees with OR-of-ANDs structure are encoded into QUBO form with penalty terms enforcing logic constraints. The encoding preserves semantic equivalence: valid QUBO ground states map bijectively to classical minimal cut sets. Empirical validation demonstrates the framework on a canonical test case (TOP = A ∨ B ∨ (C ∧ D)) using QAOA simulation with plateau-based convergence methodology. The quantum circuit correctly identifies valid MCS configurations with p_opt = 0.01058 (95% CI: [0.00972, 0.01151]). Hardware feasibility is demonstrated through execution on IBM's ibm_torino 133-qubit Heron processor, where all circuits passed sanity and interpretation checks despite noise distributing probability across 110-120 unique states. The framework establishes foundational infrastructure for quantum PRA research by providing: (1) formal QUBO-MCS bijection verification against ground truth, (2) a reproducible classical baseline using the SCRAM solver, (3) plateau-based convergence criteria for stochastic quantum optimization, and (4) a hierarchical verification gate system ensuring scientific defensibility. No claim of quantum advantage is made; results are evaluated solely for semantic correctness, reproducibility, and NISQ feasibility.

Jan 30, 20260 citations