Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

Journal of Systems Architecture

Synthesis of quaternary reversible/quantum comparators

Mozammel H. A. Khan

Published Apr 13, 2008• 29 citations
Publisher
DOI
10.1016/j.sysarc.2008.04.006

Related papers

Automatic synthesis of quaternary quantum circuits

Mozammel H. A. Khan, Himanshu Thapliyal, Edgard Muñoz‐Coreas

The Journal of Supercomputing•Sep 19, 2016•18 citations

A Synthesis Method for Quaternary Quantum Logic Circuits

Sudhindu Bikash Mandal, Amlan Chakrabarti, Susmita Sur-Kolay

arXiv:1210.8055•Lecture notes in computer science•Jan 1, 2012•14 citations

Designing Novel Quaternary Quantum Reversible Subtractor Circuits

Majid Haghparast, Asma Taheri Monfared

International Journal of Theoretical Physics•Oct 3, 2017•13 citations

Quaternary reversible logic synthesis based on GF(4) Shannon expansion

Lu Cangang, Zhijin Guan, Jinfeng He

WIT transactions on information and communication technologies•Mar 1, 2014•0 citations

Quaternary reversible logic synthesis based on GF(4) Shannon expansion

Lu Cangang, Zhijin Guan, Jinfeng He

WIT transactions on information and communication technologies•Mar 1, 2014•0 citations

Genetic Synthesis of Compact Quaternary Reversible Comparators for Quantum Computing

Asma Taheri Monfared, Andrea Bombarda, Angelo Gargantini +1 more

Reversible logic is fundamental to quantum circuit design, as quantum operations are inherently information-preserving and reversible. While most quantum synthesis methods rely on binary logic, quaternary reversible computing can increase data density, reduce circuit width, and potentially lead to more efficient realizations. We introduce a genetic-algorithm-based approach for designing compact quaternary reversible comparator circuits, which are important components in quantum architectures. This technique utilizes a gate library based on extended Shift and Muthukrishnan–Stroud gates tailored to quaternary systems. Chromosomes encode sequences of quaternary gates, and evolutionary operators search for configurations with minimal quantum cost. Although demonstrated on comparator circuits, the approach applies to any quaternary reversible circuit defined by its truth table. The synthesis process occurs in two phases: candidate circuits first evolve toward correct behavior; then correct circuits are optimized to obtain compact implementations. We evaluate the approach on comparators performing lower-than, greater-than, and equality operations, as well as on a 1-qudit full comparator. The method achieves average quantum cost improvements of about 30% for restoring and 58% for non-restoring configurations compared to existing designs. These reductions support more efficient and more error-resilient quantum circuits, showing that this approach is a strong candidate for quaternary quantum systems.

ACM Transactions on Quantum Computing•May 13, 2026•0 citations
Reversible logic is fundamental to quantum circuit design, as quantum operations are inherently information-preserving and reversible. While most quantum synthesis methods rely on binary logic, quaternary reversible computing can increase data density, reduce circuit width, and potentially lead to more efficient realizations. We introduce a genetic-algorithm-based approach for designing compact quaternary reversible comparator circuits, which are important components in quantum architectures. This technique utilizes a gate library based on extended Shift and Muthukrishnan–Stroud gates tailored to quaternary systems. Chromosomes encode sequences of quaternary gates, and evolutionary operators search for configurations with minimal quantum cost. Although demonstrated on comparator circuits, the approach applies to any quaternary reversible circuit defined by its truth table. The synthesis process occurs in two phases: candidate circuits first evolve toward correct behavior; then correct circuits are optimized to obtain compact implementations. We evaluate the approach on comparators performing lower-than, greater-than, and equality operations, as well as on a 1-qudit full comparator. The method achieves average quantum cost improvements of about 30% for restoring and 58% for non-restoring configurations compared to existing designs. These reductions support more efficient and more error-resilient quantum circuits, showing that this approach is a strong candidate for quaternary quantum systems.