Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:1901.09171 · Physical Review X

Quantum Dynamics of a Few-Photon Parametric Oscillator

Zhaoyou Wang, Marek Pechal, E. Alex Wollack, Patricio Arrangoiz-Arriola, Maodong Gao, Nathan Lee, Amir H. Safavi‐Naeini

Published Jun 7, 2019• 112 citations
arXivHTMLPDF

Abstract

Experiments demonstrate a quantum parametric oscillator, a device with great potential in quantum error correction. Its minimal hardware design makes it a suitable building block for scalable quantum computing.
DOI
10.1103/physrevx.9.021049

Related papers

A Resource-Efficient 4-Qubit Circuit for Bit-Flip Error Correction Using Feynman Gates

Dimitrios Gryllakis, Kyriakos Sgarbas

Abstract Quantum systems are inherently prone to errors caused by decoherence, noise, and imperfect gate operations. Effective error correction is essential to preserving quantum information, especially under hardware constraints. In this paper, we present a resource-efficient 4-qubit quantum circuit designed to detect and correct single-qubit bit-flip errors within a 3-qubit data block. The circuit uses Feynman (CNOT) and NOT gates alongside an ancillary qubit to implement full correction logic with minimal overhead. Compared to well-known approaches like the 9-qubit Shor code, our design achieves equivalent fidelity (100%) using fewer qubits, making it highly suitable for near-term quantum devices. Simulation results, obtained using IBM Quantum Composer and Qiskit, confirm the circuit’s correctness and reliability across all bit-flip scenarios. The design also introduces a reusable unitary block for efficient implementation. This work offers a scalable and practical solution to quantum error correction using minimal hardware resources.

Quantum Information and Computation•Aug 1, 2025•0 citations

Single-Resonant Parametric Oscillator for Photons Compatible with Solid-State Quantum Memories

D. A. Turaykhanov, A. O. Akat’ev, É. I. Ikhsanova +3 more

Radiophysics and Quantum Electronics•Sep 1, 2023•1 citation

A functional architecture for scalable quantum computing

Eyob Alebachew Sete, William J. Zeng, Chad T. Rigetti

Quantum computing devices based on superconducting quantum circuits have rapidly developed in the last few years. The building blocks-superconducting qubits, quantum-limited amplifiers, and two-qubit gates-have been demonstrated by several groups. Small prototype quantum processor systems have been implemented with performance adequate to demonstrate quantum chemistry simulations, optimization algorithms, and enable experimental tests of quantum error correction schemes. A major bottleneck in the effort to develop larger systems is the need for a scalable functional architecture that combines all the core building blocks in a single, scalable technology. We describe such a functional architecture, based on a planar lattice of transmon and fluxonium qubits, parametric amplifiers, and a novel fast DC controlled two-qubit gate.

IEEE International Conference on Rebooting Computing (ICRC)•Oct 1, 2016•89 citations

Quantum Dynamics of a few-photon Microwave Parametric Oscillator

Zhaoyou Wang, Marek Pechal, Amir H. Safavi‐Naeini

APS•Jan 1, 2019•0 citations

Scalable quantum error correction tailored for a heavy-hex qubit array

Seok-Hyung Lee, Xanda C. Kolesnikow, Jun Zen +7 more

To produce an operable quantum computer that is made with imperfect hardware, we must design and test scalable quantum error correcting codes that are suited for the devices we can build and, in unison, develop decoding strategies that accommodate device-specific noise characteristics. Here, we introduce the \emph{dynamic compass code}, a subsystem code with a novel syndrome extraction cycle, that has a competitive threshold while making efficient use of qubits arranged on a heavy-hex lattice. We use a superconducting qubit array to implement a distance-5 instance of this code, and demonstrate how detailed noise characterisation can boost decoder performance to yield significant improvements in logical error rates. We perform averaged circuit eigenvalue sampling (ACES) to acquire detailed context-dependent error information on all elements of the syndrome extraction process. Furthermore, we leverage soft information produced from measurement devices to augment the decoder with measurement error information and detect leakage errors for exclusion through post-selection. Our noise-informed approach yields up to 38.3\% improvement in the logical error rate of a distance-5 implementation of the dynamic compass code in experiment.

quant-pharXiv:2604.14296•Apr 17, 2026•0 citations

Digital quantum simulation and error correction with atomic processors

Simon J. Evered

Quantum processors have the potential to significantly advance our understanding of quantum systems. In particular, the programmability of digital quantum devices enables access to highly tunable quantum dynamics and observables. The central challenge, however, is suppressing errors, making quantum error correction essential for large-scale algorithms. In this thesis, I present work on quantum processing with reconfigurable atom arrays, with experiments featuring up to 448 neutral atom qubits, high two-qubit gate fidelities, arbitrary connectivity, and mid-circuit qubit readout and reuse. Using this system, I describe how we realize gate-based quantum simulations. In particular, we experimentally study Kitaev’s honeycomb model and explore hardware-efficient fermion-to-qubit encodings. We then leverage unique opportunities with atoms to study the key building blocks of scalable quantum error correction. These include below-threshold performance, deep computation at constant entropy, and universal logical gates. Together, these experiments highlight unique near-term opportunities with atom arrays and chart a path toward future large-scale atomic processors.

•Jan 1, 2026•0 citations
Abstract Quantum systems are inherently prone to errors caused by decoherence, noise, and imperfect gate operations. Effective error correction is essential to preserving quantum information, especially under hardware constraints. In this paper, we present a resource-efficient 4-qubit quantum circuit designed to detect and correct single-qubit bit-flip errors within a 3-qubit data block. The circuit uses Feynman (CNOT) and NOT gates alongside an ancillary qubit to implement full correction logic with minimal overhead. Compared to well-known approaches like the 9-qubit Shor code, our design achieves equivalent fidelity (100%) using fewer qubits, making it highly suitable for near-term quantum devices. Simulation results, obtained using IBM Quantum Composer and Qiskit, confirm the circuit’s correctness and reliability across all bit-flip scenarios. The design also introduces a reusable unitary block for efficient implementation. This work offers a scalable and practical solution to quantum error correction using minimal hardware resources.
Quantum computing devices based on superconducting quantum circuits have rapidly developed in the last few years. The building blocks-superconducting qubits, quantum-limited amplifiers, and two-qubit gates-have been demonstrated by several groups. Small prototype quantum processor systems have been implemented with performance adequate to demonstrate quantum chemistry simulations, optimization algorithms, and enable experimental tests of quantum error correction schemes. A major bottleneck in the effort to develop larger systems is the need for a scalable functional architecture that combines all the core building blocks in a single, scalable technology. We describe such a functional architecture, based on a planar lattice of transmon and fluxonium qubits, parametric amplifiers, and a novel fast DC controlled two-qubit gate.
To produce an operable quantum computer that is made with imperfect hardware, we must design and test scalable quantum error correcting codes that are suited for the devices we can build and, in unison, develop decoding strategies that accommodate device-specific noise characteristics. Here, we introduce the \emph{dynamic compass code}, a subsystem code with a novel syndrome extraction cycle, that has a competitive threshold while making efficient use of qubits arranged on a heavy-hex lattice. We use a superconducting qubit array to implement a distance-5 instance of this code, and demonstrate how detailed noise characterisation can boost decoder performance to yield significant improvements in logical error rates. We perform averaged circuit eigenvalue sampling (ACES) to acquire detailed context-dependent error information on all elements of the syndrome extraction process. Furthermore, we leverage soft information produced from measurement devices to augment the decoder with measurement error information and detect leakage errors for exclusion through post-selection. Our noise-informed approach yields up to 38.3\% improvement in the logical error rate of a distance-5 implementation of the dynamic compass code in experiment.
Quantum processors have the potential to significantly advance our understanding of quantum systems. In particular, the programmability of digital quantum devices enables access to highly tunable quantum dynamics and observables. The central challenge, however, is suppressing errors, making quantum error correction essential for large-scale algorithms. In this thesis, I present work on quantum processing with reconfigurable atom arrays, with experiments featuring up to 448 neutral atom qubits, high two-qubit gate fidelities, arbitrary connectivity, and mid-circuit qubit readout and reuse. Using this system, I describe how we realize gate-based quantum simulations. In particular, we experimentally study Kitaev’s honeycomb model and explore hardware-efficient fermion-to-qubit encodings. We then leverage unique opportunities with atoms to study the key building blocks of scalable quantum error correction. These include below-threshold performance, deep computation at constant entropy, and universal logical gates. Together, these experiments highlight unique near-term opportunities with atom arrays and chart a path toward future large-scale atomic processors.