Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Log inSign up
Challenges
Datasets
Workspaces
Papers
Discussions
Leaderboard
Blog
Job Board
Q3AS

© 2026 Aqora Quantum S.A.S.

TermsPrivacyLegal Notice

arXiv:1402.4848 · Nature

Superconducting quantum circuits at the surface code threshold for fault tolerance

R. Barends, J. Kelly, A. Megrant, Andrzej Veitia, D. Sank, Evan R. Jeffrey, T. White, J. Mutus, Austin G. Fowler, B. Campbell, Yanbin Chen, Z. Chen, B. Chiaro, A. Dunsworth, C. Neill, P. J. J. O’Malley, P. Roushan, A. Vainsencher, J. Wenner, Alexander N. Korotkov, Andrew N. Cleland, John M. Martinis

Published Apr 1, 2014• 1,732 citations
arXivHTMLPDF
DOI
10.1038/nature13171

Related papers

Fault-Tolerant Stabilizer Measurements in Surface Codes with Three-Qubit Gates

Josias Old, Stephan Tasler, Michael J. Hartmann +1 more

Stabilizer quantum error correction (QEC) codes, in particular topological surface codes, are prime candidates to enable practical quantum computing. While it is widely believed that strictly fault-tolerant protocols can only be implemented using single- and two-qubit gates, several quantum computing platforms, including trapped ions, neutral atoms, and superconducting qubits, support native multi-qubit operations. In this Letter, we show that stabilizer measurement circuits for unrotated surface codes can be fault tolerant using single auxiliary qubits and three-qubit gates. These gates enable lower-depth circuits with fewer fault locations and potentially shorter QEC cycle times. We find that in an optimistic parameter regime where fidelities of three-qubit gates are the same as those of two-qubit gates, the logical error rate can be up to one order of magnitude lower and the threshold significantly higher, increasing from ≈0.63% to ≈0.83%. Our results, applicable to a wide range of platforms, motivate further investigation into multi-qubit gates for fault-tolerant QEC as they can offer substantial time and physical qubit resource advantages to reach a given target logical error rate.

arXiv:2506.09029•Physical Review Letters•Nov 13, 2025•7 citations

Implementing fault tolerance in a superconducting quantum circuit

R. Barends

Bulletin of the American Physical Society•Mar 3, 2015•0 citations

Fault-tolerant compass codes

Shilin Huang, Kenneth R. Brown

We study a class of gauge fixings of the Bacon-Shor code at the circuit level, which includes a subfamily of generalized surface codes. We show that for these codes, fault tolerance can be achieved by direct measurements of the stabilizers. By simulating our fault-tolerant scheme under biased noise, we show the possibility of optimizing the performance of the surface code by stretching the bulk stabilizer geometry. To decode the syndrome efficiently and accurately, we generalize the union-find decoder to biased noise models. Our decoder obtains a $0.83%$ threshold value for the surface code in quadratic time complexity.

arXiv:1911.11317•Physical Review A•Apr 9, 2020•16 citations

Implementation of fault-tolerant quantum computation with superconducting device

Zheng‐Yuan Xue

•Jan 1, 2009•0 citations

Quantum memory based on concatenating surface codes and quantum Hamming codes

Menglong Fang, Daiqin Su

Designing quantum error correcting codes that promise a high error threshold, low resource overhead, and efficient decoding algorithms is crucial to achieve large-scale fault-tolerant quantum computation. The concatenated quantum Hamming code is one of the potential candidates that allows for constant space overhead and efficient decoding. We study the concatenation of surface codes with quantum Hamming codes as a quantum memory, and estimate its error threshold, resource overhead, and decoding time. A high error threshold is achieved, which can in principle be pushed up to the threshold of the surface code. Furthermore, the concatenated codes can suppress logical errors to a much lower level than the surface codes, under the assumption of comparable amount of resource overhead. The advantage in suppressing errors starts to show for a quantum memory of intermediate scale. Concatenating surface codes with quantum Hamming codes therefore provides a promising avenue to demonstrate small-scale fault-tolerant quantum circuits in the near future, and also paves a way for large-scale fault-tolerant quantum computation.

arXiv:2407.16176•Physical Review A•Sep 4, 2025•0 citations

Geometry-optimized hyperbolic codes for modular fault-tolerant quantum architectures

Ahmed Adel Mahmoud, Steven Rayan

Quantum fault tolerance is a prerequisite to harness the full potential of quantum computers. However, achieving fault tolerance remains a major challenge since it requires optimizing tradeoffs between several intertwined theoretical and experimental parameters, including the encoding rate, code distance, parity-check weights, code planarity, and routing. Surface codes remain strong candidates for fault tolerance due to their simple geometric structure, established decoding methods, locality, and experimental attainability. In this work, we present finite families of hyperbolic surface codes that leverage the optimal efficiency scaling $kd^2/n = C (\log{k})^2$ attainable by surface codes with bounded local geometry. We show that optimizing the periodic identifications can double the code distance and thereby increase the code's efficiency by a factor of four, at fixed qubit count, encoding rate, and parity-check weight. We also address the routing problem of hyperbolic surface codes by introducing a topology-aware algorithm that partitions a hyperbolic code into bounded planar modules while reducing long-range communications demand. Circuit-level Monte Carlo simulations yield finite-size threshold estimates for both modular and monolithic layouts, showing that tripling the long-range gate error probability mildly lowers, but does not eliminate, the estimated error-correction thresholds. Together, these results strengthen the case for hyperbolic surface codes as structured and highly efficient large-scale quantum error correction codes for future fault-tolerant architectures.

quant-pharXiv:2610.10948•Oct 9, 2026•0 citations
Stabilizer quantum error correction (QEC) codes, in particular topological surface codes, are prime candidates to enable practical quantum computing. While it is widely believed that strictly fault-tolerant protocols can only be implemented using single- and two-qubit gates, several quantum computing platforms, including trapped ions, neutral atoms, and superconducting qubits, support native multi-qubit operations. In this Letter, we show that stabilizer measurement circuits for unrotated surface codes can be fault tolerant using single auxiliary qubits and three-qubit gates. These gates enable lower-depth circuits with fewer fault locations and potentially shorter QEC cycle times. We find that in an optimistic parameter regime where fidelities of three-qubit gates are the same as those of two-qubit gates, the logical error rate can be up to one order of magnitude lower and the threshold significantly higher, increasing from ≈0.63% to ≈0.83%. Our results, applicable to a wide range of platforms, motivate further investigation into multi-qubit gates for fault-tolerant QEC as they can offer substantial time and physical qubit resource advantages to reach a given target logical error rate.
We study a class of gauge fixings of the Bacon-Shor code at the circuit level, which includes a subfamily of generalized surface codes. We show that for these codes, fault tolerance can be achieved by direct measurements of the stabilizers. By simulating our fault-tolerant scheme under biased noise, we show the possibility of optimizing the performance of the surface code by stretching the bulk stabilizer geometry. To decode the syndrome efficiently and accurately, we generalize the union-find decoder to biased noise models. Our decoder obtains a 0.830.83%0.83 threshold value for the surface code in quadratic time complexity.
Designing quantum error correcting codes that promise a high error threshold, low resource overhead, and efficient decoding algorithms is crucial to achieve large-scale fault-tolerant quantum computation. The concatenated quantum Hamming code is one of the potential candidates that allows for constant space overhead and efficient decoding. We study the concatenation of surface codes with quantum Hamming codes as a quantum memory, and estimate its error threshold, resource overhead, and decoding time. A high error threshold is achieved, which can in principle be pushed up to the threshold of the surface code. Furthermore, the concatenated codes can suppress logical errors to a much lower level than the surface codes, under the assumption of comparable amount of resource overhead. The advantage in suppressing errors starts to show for a quantum memory of intermediate scale. Concatenating surface codes with quantum Hamming codes therefore provides a promising avenue to demonstrate small-scale fault-tolerant quantum circuits in the near future, and also paves a way for large-scale fault-tolerant quantum computation.
Quantum fault tolerance is a prerequisite to harness the full potential of quantum computers. However, achieving fault tolerance remains a major challenge since it requires optimizing tradeoffs between several intertwined theoretical and experimental parameters, including the encoding rate, code distance, parity-check weights, code planarity, and routing. Surface codes remain strong candidates for fault tolerance due to their simple geometric structure, established decoding methods, locality, and experimental attainability. In this work, we present finite families of hyperbolic surface codes that leverage the optimal efficiency scaling kd2/n=C(log⁡k)2kd^2/n = C (\log{k})^2kd2/n=C(logk)2 attainable by surface codes with bounded local geometry. We show that optimizing the periodic identifications can double the code distance and thereby increase the code's efficiency by a factor of four, at fixed qubit count, encoding rate, and parity-check weight. We also address the routing problem of hyperbolic surface codes by introducing a topology-aware algorithm that partitions a hyperbolic code into bounded planar modules while reducing long-range communications demand. Circuit-level Monte Carlo simulations yield finite-size threshold estimates for both modular and monolithic layouts, showing that tripling the long-range gate error probability mildly lowers, but does not eliminate, the estimated error-correction thresholds. Together, these results strengthen the case for hyperbolic surface codes as structured and highly efficient large-scale quantum error correction codes for future fault-tolerant architectures.